Analytical Model of Gate to Channel Capacitance for Nanoscale MOSFETs

被引:4
|
作者
Chatterjee, Arun Kumar [1 ]
Prasad, B. [2 ]
机构
[1] Thapar Inst Engn & Technol, Elect & Commun Engn Dept, Patiala, Punjab, India
[2] Kurukshetra Univ, Dept Elect Sci, Kurukshetra, Haryana, India
关键词
Charge density; Potential well; Gate to channel capacitance; Wavefunction; Drain-induced barrier lowering; TUNNELING CURRENT; SILICON MOSFETS; INVERSION; DEGRADATION;
D O I
10.1080/03772063.2018.1510746
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an analytical model for gate to channel capacitance,CGC, in nanoscale metal oxide semiconductor field effect transistors. The model incorporates quantum mechanical effects, drain-induced barrier lowering and short channel effects. While the charge density in the channel is evaluated using two-dimensional density of states, the average separation charges from the interface are determined from the solution of Schrodinger's wave equation. We evaluate the average separation of charge carriers from the silicon-silicon dioxide interface, which facilitates the evaluation ofCGC. The calculated wavefunction gives a non-zero value at the Si-SiO(2)interface, which has a significant effect onCGCvis-a-vis the obtained value when the zero wavefunction is used. The evaluatedC(GC)is seen to be in reasonable agreement with the self-consistent results of Harelandet al. and van Dort's model.
引用
收藏
页码:608 / 616
页数:9
相关论文
共 50 条
  • [41] Gate Underlap Design for Short Channel Effects Control in Cylindrical Gate-all-around MOSFETs based on an Analytical Model
    Zhang, Lining
    Wang, Shaodi
    Ma, Chenyue
    He, Jin
    Xu, Chunkai
    Ma, Yutao
    Ye, Yun
    Liang, Hailang
    Chen, Qin
    Chan, Mansun
    IETE TECHNICAL REVIEW, 2012, 29 (01) : 29 - 35
  • [42] Effects of Uniaxial Strain on the Gate Capacitance of Double Gate MOSFETs
    Bin Shams, Md. Itrat
    Alam, Md. Kawsar
    Khosru, Quazi D. M.
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 301 - 304
  • [43] Engineering source/drain extension regions in nanoscale double gate (DG) SOI MOSFETs: Analytical model and design considerations
    Kranti, Abhinav
    Armstrong, G. Alastair
    SOLID-STATE ELECTRONICS, 2006, 50 (03) : 437 - 447
  • [44] Analytic carrier-based charge and capacitance model for long-channel undoped surrounding-gate MOSFETs
    He, Jin
    Bian, Wei
    Tao, Yadong
    Yang, Shengqi
    Tang, Xu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (06) : 1478 - 1485
  • [45] Analytical drain current model reproducing advanced transport models in nanoscale cylindrical surrounding-gate (SRG) MOSFETs
    Cheralathan, M.
    Iannaccone, G.
    Sangiorgi, E.
    Iniguez, B.
    JOURNAL OF APPLIED PHYSICS, 2011, 110 (03)
  • [46] Influence of Series Massive Resistance on Capacitance and Conductance Characteristics in Gate-Recessed Nanoscale SOI MOSFETs
    Karsenty, Avraham
    Chelly, Avraham
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [47] DICE: A beneficial short-channel effect in nanoscale double-gate MOSFETs
    Chouksey, Siddharth
    Fossum, Jerry G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 796 - 802
  • [48] Comparison of the scaling characteristics of nanoscale SOIN-channel multiple-gate MOSFETs
    Breed, Aniket A.
    Roenker, Kenneth P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 135 - 141
  • [49] Influence of wave function penetration on short channel effects in nanoscale double gate MOSFETs
    Khan, Asif Islam
    Ashraf, Md. Khalid
    Haque, Anisul
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 109 - +
  • [50] An analytical physical model for short-channel MOSFETs
    Yang, MH
    Yu, Q
    Xiao, B
    Xie, XF
    Yang, PF
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1999, 14 (08) : 715 - 720