On the parasitic gate capacitance of small-geometry MOSFETs

被引：4

作者：

Kumar, MJ ^{[1
]}

Venkataraman, V ^{[1
]}

Gupta, SK ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2005年 / 52卷 / 07期

关键词：

analytical model; device scaling; MOSFETs; parasitic capacitance;

D O I：

10.1109/TED.2005.850630

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In most cases, accurate and simple models are required to predict the detrimental effect of the parasitic capacitances in aggressively scaled-down MOSFETs. Correct models for Ctop and Cbottom should be employed since each of these capacitances, if considered independently, will have a different effect on the device performance.

引用

页码：1676 / 1677

页数：2

共 50 条

[31] Extrinsic gate capacitance compact model for UTBB MOSFETs
Martinez-Lopez, Andrea G.
Tinoco, Julio C.
Lezama, Gamaliel
Conde, Jorge E.
Esfeh, Babak Kazemi
Raskin, Jean-Pierre
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2018, 33 (01)
[32] A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs
Garcia Ruiz, Francisco J.
Maria Tienda-Luna, Isabel
Godoy, Andres
Donetti, Luca
Gamiz, Francisco
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2477 - 2483
[33] Extrinsic, parasitic capacitance contributions of MOSFETs, their impact on performance, and their modeling
Mueller, Judith
Caruyer, Gregory
Thoma, Rainer
Bernicot, Christophe
Juge, Andre
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 323 - +
[34] Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation
Kunz, VD
Uchino, T
de Groot, CH
Ashburn, P
Donaghy, DC
Hall, S
Wang, Y
Hemment, PLF
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1487 - 1493
[35] MODELING OF SMALL-GEOMETRY DEPLETED-BASE BIPOLAR STRUCTURES
STORK, JMC
PLUMMER, JD
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (11) : 2184 - 2185
[36] SWITCHING CHARACTERISTICS OF SMALL-GEOMETRY THIN-FILM SUPERCONDUCTORS
SLAY, BG
PRITCHARD, JP
PIERCE, JT
TRANSACTIONS OF THE METALLURGICAL SOCIETY OF AIME, 1966, 236 (03): : 356 - +
[37] Modeling of gate capacitance for deep sub-micron MOSFETs
Dai Yuehua
Chen Junning
Ke Daoming
Zhu Dezhi
Xu Chao
CHINESE JOURNAL OF ELECTRONICS, 2007, 16 (03): : 435 - 438
[38] On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs
Ge, LX
Gámiz, F
Workman, GO
Veeraraghavan, S
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 753 - 758
[39] Capacitance modeling for deep submicron thin gate oxide MOSFETs
(569):
[40] Analytical Model for the Inversion Gate Capacitance of DG and UTBB MOSFETs at the Quantum Capacitance Limit
Hiblot, Gaspard
Rafhay, Quentin
Boeuf, Frederic
Ghibaudo, Gerard
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (05) : 1375 - 1382

← 1 2 3 4 5 →