Design of a novel hardware data structure for cryptographic applications

被引:0
|
作者
Farouk, Hala A. [1 ]
机构
[1] Cairo Univ, Comp Elect Dept, Cairo, Egypt
来源
COMPUTATIONAL METHODS AND APPLIED COMPUTING | 2008年
关键词
hardware data structure; cryptographic architecture; security processor;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Over the last two decades there has been a considerable increase in the adoption of security solutions in enterprise networks, e-commerce websites and databases management systems. It is important for companies, banks, government departments and any other institution not only to create a secure connection over the ever-expanding networks but also not to slow down their system throughput by the implementation of these security solutions. Most of the communication security is implemented using cryptographic algorithms. Applications for these algorithms are considered compute-intensive applications. Therefore, cryptographic algorithms are implemented in custom hardware seeking higher performance than the software implementation running on general-purpose processors. In this paper we present a new hardware data structure, namely the Shufflebox. This hardware data structure replaces the simple register file or scratch memory needed in any cryptographic engine to store subkeys, S-box values or just temporary results. The Shufflebox is a rectangular array of bits that can store, XOR and rotate all bits in all directions. It allows efficient implementation of these cryptographic-wise critical operations. The hardware implementation that employs this hardware data structure achieves a speedup between 6x and 18x over conventional implementations.
引用
收藏
页码:194 / +
页数:2
相关论文
共 50 条
  • [1] Design of cellular automata hardware for cryptographic applications
    Franti, E
    Slav, C
    Balan, T
    Dascalu, M
    2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 463 - 466
  • [2] Asynchronous cryptographic hardware design
    Teifel, John
    2006: 40th Annual IEEE International Carnahan Conferences Security Technology, Proceedings, 2006, : 221 - 227
  • [3] Hardware Design of Cryptographic Accelerator
    Hulic, Michal
    Vokorokos, Liberios
    Adam, Norbert
    Fecil'ak, Peter
    2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
  • [4] Investigation and Design of the Efficient Hardware-based RNG for Cryptographic Applications
    Razy, Ahmad Firdaus Mohamad
    Naziri, Siti Zarina Md
    Ismail, Rizalafande Che
    Idris, Norina
    2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 255 - 260
  • [5] Design of a novel asynchronous reconfigurable architecture for cryptographic applications
    Sun, Kang
    Pan, Xuezeng
    Wang, Jiebing
    Wang, Jimin
    FIRST INTERNATIONAL MULTI-SYMPOSIUMS ON COMPUTER AND COMPUTATIONAL SCIENCES (IMSCCS 2006), PROCEEDINGS, VOL 2, 2006, : 751 - +
  • [6] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236
  • [7] Design of Cryptographic Hardware Architecture for Mobile Computing
    Kim, Mooseop
    Kim, Youngsae
    Cho, Hyunsook
    JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2009, 5 (04): : 187 - 196
  • [8] A HARDWARE DESIGN-MODEL FOR CRYPTOGRAPHIC ALGORITHMS
    DAEMEN, J
    GOVAERTS, R
    VANDEWALLE, J
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 648 : 419 - 434
  • [9] Secure Management of Biomedical Data With Cryptographic Hardware
    Canim, Mustafa
    Kantarcioglu, Murat
    Malin, Bradley
    IEEE TRANSACTIONS ON INFORMATION TECHNOLOGY IN BIOMEDICINE, 2012, 16 (01): : 166 - 175
  • [10] Software/hardware co-design of efficient and secure cryptographic hardware
    Nedjah, N
    Mourelle, LD
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2005, 11 (01) : 66 - 82