Asynchronous cryptographic hardware design

被引:3
|
作者
Teifel, John [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
来源
2006: 40th Annual IEEE International Carnahan Conferences Security Technology, Proceedings | 2006年
关键词
asynchronous logic; DES cryptography; low-power circuits;
D O I
10.1109/CCST.2006.313454
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Asynchronous integrated circuit technology provides low-power and low-noise operation for portable electronic security applications. Rather than using a global clock, asynchronous circuits employ a system of distributed handshake signals that control on-chip dataflow; reducing power consumption to only those parts of a chip actively involved in computation. Sandia has developed an automated asynchronous design flow that enables the rapid development of these asynchronous ASICs. This paper describes the design of asynchronous DES encryption circuits using this flow, and evaluates their performance against standard synchronous implementations.
引用
收藏
页码:221 / 227
页数:7
相关论文
共 50 条
  • [1] Hardware Design of Cryptographic Accelerator
    Hulic, Michal
    Vokorokos, Liberios
    Adam, Norbert
    Fecil'ak, Peter
    2018 IEEE 16TH WORLD SYMPOSIUM ON APPLIED MACHINE INTELLIGENCE AND INFORMATICS (SAMI 2018): DEDICATED TO THE MEMORY OF PIONEER OF ROBOTICS ANTAL (TONY) K. BEJCZY, 2018, : 201 - 206
  • [2] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236
  • [3] Design of cellular automata hardware for cryptographic applications
    Franti, E
    Slav, C
    Balan, T
    Dascalu, M
    2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 463 - 466
  • [4] Design of Cryptographic Hardware Architecture for Mobile Computing
    Kim, Mooseop
    Kim, Youngsae
    Cho, Hyunsook
    JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2009, 5 (04): : 187 - 196
  • [5] A HARDWARE DESIGN-MODEL FOR CRYPTOGRAPHIC ALGORITHMS
    DAEMEN, J
    GOVAERTS, R
    VANDEWALLE, J
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 648 : 419 - 434
  • [6] Software/hardware co-design of efficient and secure cryptographic hardware
    Nedjah, N
    Mourelle, LD
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2005, 11 (01) : 66 - 82
  • [7] A UML profile for Asynchronous Hardware Design
    Sandstrom, Kim
    Oliver, Ian
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2006, 4017 : 15 - 26
  • [8] Hardware design of asynchronous fuzzy controllers
    Costa, A
    DeGloria, A
    Olivieri, M
    IEEE TRANSACTIONS ON FUZZY SYSTEMS, 1996, 4 (03) : 328 - 338
  • [9] Design of a novel asynchronous reconfigurable architecture for cryptographic applications
    Sun, Kang
    Pan, Xuezeng
    Wang, Jiebing
    Wang, Jimin
    FIRST INTERNATIONAL MULTI-SYMPOSIUMS ON COMPUTER AND COMPUTATIONAL SCIENCES (IMSCCS 2006), PROCEEDINGS, VOL 2, 2006, : 751 - +
  • [10] Design of a novel hardware data structure for cryptographic applications
    Farouk, Hala A.
    COMPUTATIONAL METHODS AND APPLIED COMPUTING, 2008, : 194 - +