Asynchronous cryptographic hardware design

被引:3
|
作者
Teifel, John [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
来源
2006: 40th Annual IEEE International Carnahan Conferences Security Technology, Proceedings | 2006年
关键词
asynchronous logic; DES cryptography; low-power circuits;
D O I
10.1109/CCST.2006.313454
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Asynchronous integrated circuit technology provides low-power and low-noise operation for portable electronic security applications. Rather than using a global clock, asynchronous circuits employ a system of distributed handshake signals that control on-chip dataflow; reducing power consumption to only those parts of a chip actively involved in computation. Sandia has developed an automated asynchronous design flow that enables the rapid development of these asynchronous ASICs. This paper describes the design of asynchronous DES encryption circuits using this flow, and evaluates their performance against standard synchronous implementations.
引用
收藏
页码:221 / 227
页数:7
相关论文
共 50 条
  • [21] Testability of cryptographic hardware and detection of Hardware Trojans
    Mukhopadhyay, Debdeep
    Chakraborty, Rajat Subhra
    Proceedings of the Asian Test Symposium, 2011, : 517 - 524
  • [22] Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs
    Liu, Yu
    Jin, Yier
    Nosratinia, Aria
    Makris, Yiorgos
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1506 - 1519
  • [23] Teaching the Next Generation of Cryptographic Hardware Design to the Next Generation of Engineers
    Aysu, Aydin
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 237 - 242
  • [24] Investigation and Design of the Efficient Hardware-based RNG for Cryptographic Applications
    Razy, Ahmad Firdaus Mohamad
    Naziri, Siti Zarina Md
    Ismail, Rizalafande Che
    Idris, Norina
    2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 255 - 260
  • [25] Security and cryptographic hardware implementations
    Sklavos, N
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 768 - 769
  • [26] Software visualisation techniques adapted and extended for asynchronous hardware design
    Janin, L
    Edwards, D
    NINTH INTERNATIONAL CONFERENCE ON INFORMATION VISUALISATION, PROCEEDINGS, 2005, : 347 - 356
  • [27] Design and evaluation of PCA hardware using pure asynchronous circuits
    Nakada, Hiroshi
    Ito, Hideyuki
    Konishi, Ryusuke
    NTT R and D, 2000, 49 (09): : 518 - 526
  • [28] Efficient and secure cryptographic systems based on addition chains: Hardware design vs. software/hardware co-design
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (01) : 36 - 44
  • [29] A Formal Approach to Identifying Hardware Trojans in Cryptographic Hardware
    Ito, Akira
    Ueno, Rei
    Homma, Naofumi
    2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021), 2021, : 154 - 159
  • [30] Analog hardware trojan design and detection in OFDM based wireless cryptographic ICs
    Ali, Liakot
    Farshad
    PLOS ONE, 2021, 16 (07):