Design of a novel hardware data structure for cryptographic applications

被引:0
|
作者
Farouk, Hala A. [1 ]
机构
[1] Cairo Univ, Comp Elect Dept, Cairo, Egypt
来源
COMPUTATIONAL METHODS AND APPLIED COMPUTING | 2008年
关键词
hardware data structure; cryptographic architecture; security processor;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Over the last two decades there has been a considerable increase in the adoption of security solutions in enterprise networks, e-commerce websites and databases management systems. It is important for companies, banks, government departments and any other institution not only to create a secure connection over the ever-expanding networks but also not to slow down their system throughput by the implementation of these security solutions. Most of the communication security is implemented using cryptographic algorithms. Applications for these algorithms are considered compute-intensive applications. Therefore, cryptographic algorithms are implemented in custom hardware seeking higher performance than the software implementation running on general-purpose processors. In this paper we present a new hardware data structure, namely the Shufflebox. This hardware data structure replaces the simple register file or scratch memory needed in any cryptographic engine to store subkeys, S-box values or just temporary results. The Shufflebox is a rectangular array of bits that can store, XOR and rotate all bits in all directions. It allows efficient implementation of these cryptographic-wise critical operations. The hardware implementation that employs this hardware data structure achieves a speedup between 6x and 18x over conventional implementations.
引用
收藏
页码:194 / +
页数:2
相关论文
共 50 条
  • [31] From Cryptography to Hardware: Analyzing Embedded Xilinx BRAM for Cryptographic Applications
    Bhasin, Shivam
    Guilley, Sylvain
    Danger, Jean-Luc
    2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE WORKSHOPS, 2012, : 1 - 8
  • [32] Testability of Cryptographic Hardware and Detection of Hardware Trojans
    Mukhopadhyay, Debdeep
    Chakraborty, Rajat Subhra
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 517 - 524
  • [33] Testability of cryptographic hardware and detection of Hardware Trojans
    Mukhopadhyay, Debdeep
    Chakraborty, Rajat Subhra
    Proceedings of the Asian Test Symposium, 2011, : 517 - 524
  • [34] Some applications of polynomials for the design of cryptographic protocols
    Kushilevitz, E
    SECURITY IN COMMUNICATION NETWORKS, 2003, 2576 : 1 - 13
  • [35] Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs
    Liu, Yu
    Jin, Yier
    Nosratinia, Aria
    Makris, Yiorgos
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1506 - 1519
  • [36] Teaching the Next Generation of Cryptographic Hardware Design to the Next Generation of Engineers
    Aysu, Aydin
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 237 - 242
  • [37] Analysis of Data-Leak Hardware Trojans in AES Cryptographic Circuits
    Reece, Trey
    Robinson, William H.
    2013 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY (HST), 2013, : 467 - 472
  • [38] Security and cryptographic hardware implementations
    Sklavos, N
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 768 - 769
  • [39] From cryptography to hardware: analyzing and protecting embedded Xilinx BRAM for cryptographic applications
    Bhasin, Shivam
    Guilley, Sylvain
    Heuser, Annelie
    Danger, Jean-Luc
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2013, 3 (04) : 213 - 225
  • [40] Efficient and secure cryptographic systems based on addition chains: Hardware design vs. software/hardware co-design
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (01) : 36 - 44