Design of a novel hardware data structure for cryptographic applications

被引:0
|
作者
Farouk, Hala A. [1 ]
机构
[1] Cairo Univ, Comp Elect Dept, Cairo, Egypt
来源
COMPUTATIONAL METHODS AND APPLIED COMPUTING | 2008年
关键词
hardware data structure; cryptographic architecture; security processor;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Over the last two decades there has been a considerable increase in the adoption of security solutions in enterprise networks, e-commerce websites and databases management systems. It is important for companies, banks, government departments and any other institution not only to create a secure connection over the ever-expanding networks but also not to slow down their system throughput by the implementation of these security solutions. Most of the communication security is implemented using cryptographic algorithms. Applications for these algorithms are considered compute-intensive applications. Therefore, cryptographic algorithms are implemented in custom hardware seeking higher performance than the software implementation running on general-purpose processors. In this paper we present a new hardware data structure, namely the Shufflebox. This hardware data structure replaces the simple register file or scratch memory needed in any cryptographic engine to store subkeys, S-box values or just temporary results. The Shufflebox is a rectangular array of bits that can store, XOR and rotate all bits in all directions. It allows efficient implementation of these cryptographic-wise critical operations. The hardware implementation that employs this hardware data structure achieves a speedup between 6x and 18x over conventional implementations.
引用
收藏
页码:194 / +
页数:2
相关论文
共 50 条
  • [21] Embedded cryptographic hardware
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (2-3) : 69 - 71
  • [22] Hardware/Software Adaptive Cryptographic Acceleration for Big Data Processing
    Xiao, Chunhua
    Zhang, Lei
    Xie, Yuhua
    Liu, Weichen
    Liu, Duo
    SECURITY AND COMMUNICATION NETWORKS, 2018,
  • [23] Analysis of Data Dependence of Leakage Current in CMOS Cryptographic Hardware
    Giorgetti, Jacopo
    Scotti, Giuseppe
    Simonetti, Andrea
    Trifiletti, Alessandro
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 78 - 83
  • [24] Embedded cryptographic hardware
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (01) : 1 - 2
  • [25] Efficient cryptographic hardware using the co-design methodology
    Mourelle, LD
    Nedjah, N
    ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 508 - 512
  • [26] Hardware SLE solvers: Efficient building blocks for cryptographic and cryptanalytic applications
    Rupp, Andy
    Eisenbarth, Thomas
    Bogdanov, Andrey
    Grieb, Oliver
    INTEGRATION-THE VLSI JOURNAL, 2011, 44 (04) : 290 - 304
  • [27] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    Nunez, Juan
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
  • [28] Towards data storage in cryptographic systems: an efficient hardware architecture based on multivariate scheme for secure storage applications
    Yi, Haibo
    Nie, Zhe
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 4): : S8639 - S8646
  • [29] A Hardware Efficient Elliptic Curve Accelerator for FPGA Based Cryptographic Applications
    Kashif, Muhammad
    Cicek, Ihsan
    Imran, Malik
    2019 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO 2019), 2019, : 362 - 366
  • [30] Towards data storage in cryptographic systems: an efficient hardware architecture based on multivariate scheme for secure storage applications
    Haibo Yi
    Zhe Nie
    Cluster Computing, 2019, 22 : 8639 - 8646