Design of a novel hardware data structure for cryptographic applications

被引:0
|
作者
Farouk, Hala A. [1 ]
机构
[1] Cairo Univ, Comp Elect Dept, Cairo, Egypt
来源
COMPUTATIONAL METHODS AND APPLIED COMPUTING | 2008年
关键词
hardware data structure; cryptographic architecture; security processor;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Over the last two decades there has been a considerable increase in the adoption of security solutions in enterprise networks, e-commerce websites and databases management systems. It is important for companies, banks, government departments and any other institution not only to create a secure connection over the ever-expanding networks but also not to slow down their system throughput by the implementation of these security solutions. Most of the communication security is implemented using cryptographic algorithms. Applications for these algorithms are considered compute-intensive applications. Therefore, cryptographic algorithms are implemented in custom hardware seeking higher performance than the software implementation running on general-purpose processors. In this paper we present a new hardware data structure, namely the Shufflebox. This hardware data structure replaces the simple register file or scratch memory needed in any cryptographic engine to store subkeys, S-box values or just temporary results. The Shufflebox is a rectangular array of bits that can store, XOR and rotate all bits in all directions. It allows efficient implementation of these cryptographic-wise critical operations. The hardware implementation that employs this hardware data structure achieves a speedup between 6x and 18x over conventional implementations.
引用
收藏
页码:194 / +
页数:2
相关论文
共 50 条
  • [41] A Formal Approach to Identifying Hardware Trojans in Cryptographic Hardware
    Ito, Akira
    Ueno, Rei
    Homma, Naofumi
    2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021), 2021, : 154 - 159
  • [42] Securing Images through Cipher Design for Cryptographic Applications
    Prabha, Punya, V
    Nandeesh, M. D.
    Tejaswini, S.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2021, 12 (12) : 119 - 125
  • [43] Analog hardware trojan design and detection in OFDM based wireless cryptographic ICs
    Ali, Liakot
    Farshad
    PLOS ONE, 2021, 16 (07):
  • [44] Towards High-Performance Supersingular Isogeny Cryptographic Hardware Accelerator Design
    Su, Guantong
    Bai, Guoqiang
    ELECTRONICS, 2023, 12 (05)
  • [45] Toward Formal Design of Practical Cryptographic Hardware Based on Galois Field Arithmetic
    Homma, Naofumi
    Saito, Kazuya
    Aoki, Takafumi
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (10) : 2604 - 2613
  • [46] Cryptographic system for data applications, in the context of internet of things
    Panagiotou, P.
    Sklavos, N.
    Darra, E.
    Zaharakis, I. D.
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 72 (72)
  • [47] Design and applications of backpropagation evolvable hardware
    Sahni, V.
    Pyara, V.P.
    Journal of the Institution of Engineers (India), Part CP: Computer Engineering Division, 2003, 84 (2 NOV.): : 60 - 65
  • [48] A Novel Hardware Architecture of CAN Applications
    Li, H. Y.
    Tang, J. J.
    Yu, C. T.
    Hu, W. W.
    Chang, W. J.
    Lee, D. H.
    Chung, Y. C.
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2017,
  • [49] An Integrated Radix-4 Modular Divider/Multiplier Hardware Architecture for Cryptographic Applications
    Tawalbeh, Lo'ai
    Jararweh, Yaser
    Mohammad, Abidalrahman
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2012, 9 (03) : 284 - 290
  • [50] Cryptographic Hardware & Embedded Systems for Communications
    Sklavos, Nicolas
    2012 IEEE FIRST AESS EUROPEAN CONFERENCE ON SATELLITE TELECOMMUNICATIONS (ESTEL), 2012,