Test-point selection algorithm using small signal model for scan-based BIST

被引：0
|
作者：
Hu, H [1 ]
Sun, YH [1 ]
机构：
[1] Tsing Hua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ATS.2003.1250877
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A test point selection algorithm TEPSAUS (TEst-Point Selection Algorithm Using Small signal model) for scan based build-in self-test (BIST) is proposed in this paper In order to reduce the computational complexity, the algorithm uses Small Signal Model (SSM) to build recursion formulas for cost reduction functions. With the recursion functions, the cost reduction functions can be calculated efficiently.
引用
收藏
页码：507 / 507
页数：1
相关论文
共 50 条
  • [31] Secure Scan-based Design Using Blum Blum Shub Algorithm
    Koopahi, Elnaz
    Borujeni, Shahram Etemadi
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [32] Scan-Based SoC test using space/time pattern compaction schemes
    Galke, C.
    Gaetzschmann, U.
    Vierhaus, H. T.
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 433 - +
  • [33] Improved algorithms for constructive multi-phase test point insertion for scan based BIST
    Basturkmen, NZ
    Reddy, SM
    Rajski, J
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 604 - 611
  • [34] INVITED - A Box of Dots: Using Scan-Based Path Delay Test for Timing Verification
    Crouch, Alfred L.
    Potter, John C.
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [35] New Scan-Based Attack Using Only the Test Mode and an Input Corruption Countermeasure
    Ali, Sk Subidh
    Saeed, Samah Mohamed
    Sinanoglu, Ozgur
    Karri, Ramesh
    VLSI-SOC: AT THE CROSSROADS OF EMERGING TRENDS, 2015, 461 : 48 - 68
  • [36] Transition test generation using replicate-and-reduce transform for scan-based designs
    Abadir, M
    Zhu, JH
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 22 - 27
  • [37] A Closed-Form Localization Algorithm Using Angle-of-Arrival and Difference Time of Scan Time Measurements in Scan-Based Radar
    Li, W.
    Wei, P.
    Li, Y.
    Tai, H. -M.
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2019, 55 (01) : 511 - 515
  • [38] Test Point Selection for Multi-Cycle Logic BIST using Multivariate Temporal-Spatial GCNs
    Wang, Senling
    Wei, Shaoqi
    Okamoto, Hisashi
    Nishikawa, Tatusya
    Kai, Hiroshi
    Higami, Yoshinobu
    Yotsuyanagi, Hiroyuki
    Ma, Ruijun
    Ni, Tianming
    Takahashi, Hiroshi
    Wen, Xiaoqing
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
  • [39] On-Chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism
    Zhang, Xiao
    Kerkhoff, Hans G.
    Vermeulen, Bart
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 531 - 537
  • [40] Test point selection using wavelet transforms for mixed-signal circuits
    Huang, HC
    Chan, AK
    WAVELET APPLICATIONS VII, 2000, 4056 : 275 - 282
12345