Test-point selection algorithm using small signal model for scan-based BIST

被引：0
|
作者：
Hu, H [1 ]
Sun, YH [1 ]
机构：
[1] Tsing Hua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ATS.2003.1250877
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A test point selection algorithm TEPSAUS (TEst-Point Selection Algorithm Using Small signal model) for scan based build-in self-test (BIST) is proposed in this paper In order to reduce the computational complexity, the algorithm uses Small Signal Model (SSM) to build recursion formulas for cost reduction functions. With the recursion functions, the cost reduction functions can be calculated efficiently.
引用
收藏
页码：507 / 507
页数：1
相关论文
共 50 条
  • [21] Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST
    Hua-Guo Liang
    Sybille Hellebrand
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2002, 18 : 159 - 170
  • [22] Switching activity reduction for scan-based BIST using weighted scan input data
    Wang, Weizheng
    Kuang, Jishun
    Liu, Peng
    Peng, Xin
    You, Zhiqiang
    IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 874 - 880
  • [23] Efficient scan-based BIST using multiple LFSRs and dictionary coding
    Balakrishnan, Kedarnath J.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 345 - 350
  • [24] A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG
    Moriyasu, Takanori
    Ohtake, Satoshi
    2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 755 - 759
  • [25] Test data compression for scan-based BIST aiming at 100x compression rate
    Arai, Masayuki
    Fukumoto, Satoshi
    Iwasaki, Kazuhiko
    Matsuo, Tatsuru
    Hiraide, Takahisa
    Konishi, Hideaki
    Emori, Michiaki
    Aikyo, Takashi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03) : 726 - 735
  • [26] Pseudorandom scan BIST using improved test point insertion techniques
    Chen, MJ
    Xiang, D
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2043 - 2046
  • [27] New Scan-Based Attack Using Only the Test Mode
    Ali, Sk Subidh
    Sinanoglu, Ozgur
    Saeed, Samah Mohamed
    Karri, Ramesh
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 234 - 239
  • [28] Power aware scan-based testing using genetic algorithm
    Jelodar, Mehdi Salmani
    Mizanian, Kiarash
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 1583 - +
  • [29] A common-sense based approach to the automated test-point selection in fault diagnosis
    Pulka, Andrzej
    Rutkowski, Jerzy
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 838 - 841
  • [30] Multipattern Scan-Based Test Sets with Small Numbers of Primary Input Sequences
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (02) : 322 - 326
12345