Localized Tunneling Phenomena of Nanometer Scaled High-K Gate-Stack

被引:5
|
作者
Lin, Po-Jui Jerry [1 ]
Lee, Che-An Andy [2 ]
Yao, Chih-Wei Kira [1 ]
Lin, Hsin-Jyun Vincent [2 ]
Watanabe, Hiroshi [2 ]
机构
[1] Natl Chiao Tung Univ, Inst Commun Engn, Hsinchu 30010, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu 30010, Taiwan
关键词
Coulomb energy variation; high-K dielectrics; random telegraph noise (RTN); single electron; trap-assisted tunneling (TAT); INTERFACIAL LAYER; DIELECTRICS; KAPPA; ISSUES;
D O I
10.1109/TED.2017.2713322
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The 3-D simulator, which is capable of sensing potential change due to single electron's movement via a local trap inside the high-K gate-stacking block, is developed. Then, we carefully investigate how the electron's movement effects on the reliabilities of high-K gate-stack far beyond 10-nm generations. The simulation result shows that the potential change caused by a single electron's charge is about a few hundered millivolts inside the high-K gate-stacking block. By this result, random telegraph noise (RTN) and trap-assisted tunneling (TAT) are carefully investigated with respect to various applied biases, interface suboxide layer thicknesses, and the dielectric constant of high-K dielectrics (K). We also take into account the Coulomb blockade of a local trap, and then obtain several phase diagrams for distinguishing RTN and TAT under various conditions. It is then found that K = 30 can most effectively suppress the gate leakage current.
引用
收藏
页码:3077 / 3083
页数:7
相关论文
共 50 条
  • [1] Metal electrode/high-k dielectric gate-stack technology for power management
    Lee, Byoung Hun
    Song, Seung Chul
    Choi, Rino
    Kirsch, Paul
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 8 - 20
  • [2] Capacitance Hysteresis in the High-k/Metal Gate-Stack From Pulsed Measurement
    Duan, Tianli
    Ang, Diing Shenp
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1349 - 1354
  • [3] Performance Enhancement of FinFET Devices with Gate-Stack (GS) High-K Dielectrics for Nanoscale Applications
    Narendar, Vadthiya
    SILICON, 2018, 10 (06) : 2419 - 2429
  • [4] High-k metal gate MOSFETs:: Impact of extrinsic process condition on the gate-stack quality -: A mobility study
    Trojman, Lionel
    Ragnarsson, Lars-Ake
    O'Sullivan, Barry J.
    Rosmeulen, Maarten
    Kaushik, Vidya S.
    Groeseneken, Guido V.
    Maes, Herman E.
    De Gendt, Stefan
    Heyns, Marc
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 497 - 503
  • [5] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    Journal of Applied Physics, 2006, 100 (05):
  • [6] Performance Enhancement of FinFET Devices with Gate-Stack (GS) High-K Dielectrics for Nanoscale Applications
    Vadthiya Narendar
    Silicon, 2018, 10 : 2419 - 2429
  • [7] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (05)
  • [8] Gate-Stack Engineering to Improve the Performance of 28 nm Low-Power High-K/Metal-Gate Device
    Park, Jeewon
    Jang, Wansu
    Shin, Changhwan
    MICROMACHINES, 2021, 12 (08)
  • [9] High-k gate dielectrics for scaled CMOS technology
    Ma, TP
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 297 - 302
  • [10] Performance enhancement in ultra-scaled SONOS FinFlash by inclusion of high-k dielectric in the gate stack
    Jahan, C.
    Nowak, E.
    Perniola, L.
    Gely, M.
    Molas, G.
    Lombardo, S.
    De Salvo, B.
    Deleonibus, S.
    2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, 2008, : 106 - +