High-k gate dielectrics for scaled CMOS technology

被引:0
|
作者
Ma, TP [1 ]
机构
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper summarizes our results on several high-k gate dielectrics, including TiO2, Ta2O5, ZrO2, HfO2, and Al-doped varieties of the above. Among them, TiO2 and Ta2O5 have higher dielectric constants than others, while ZrO2 and HfO2 are thermodynamically more stable against the formation of SiO2 on Si, and the addition of Al raises the temperature for crystallization for all of them. Both MOS capacitors and MOSFET's have been fabricated with these high-k gate dielectrics, and their properties have been studied. We have also utilized the temperature-dependent IN characteristics of these high-k dielectrics to study their current conduction mechanisms and to construct their energy band diagrams.
引用
收藏
页码:297 / 302
页数:6
相关论文
共 50 条
  • [1] High-K gate dielectrics for sub-100 nm CMOS technology
    Lee, SJ
    Lee, CH
    Kim, YH
    Luan, HF
    Bai, WP
    Jeon, TS
    Kwong, DL
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 303 - 308
  • [2] Process technology - Gate dielectrics - SiON and high-k dielectrics
    Martin, F.
    Lee, J.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [3] Introduction of crystalline high-k gate dielectrics in a CMOS process
    Gottlob, HDB
    Lemme, MC
    Mollenhauer, T
    Wahlbrink, T
    Efavi, JK
    Kurz, H
    Stefanov, Y
    Haberle, K
    Komaragiri, R
    Ruland, T
    Zaunert, F
    Schwalke, U
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
  • [4] High-K gate dielectrics
    Qi, WJ
    Lee, BH
    Nieh, R
    Kang, LG
    Jeon, Y
    Onishi, K
    Lee, JC
    MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 24 - 32
  • [5] High-k gate stacks for planar, scaled CMOS integrated circuits
    Huff, HR
    Hou, A
    Lim, C
    Kim, Y
    Barnett, J
    Bersuker, G
    Brown, GA
    Young, CD
    Zeitzoff, PM
    Gutt, J
    Lysaght, P
    Gardner, MI
    Murto, RW
    MICROELECTRONIC ENGINEERING, 2003, 69 (2-4) : 152 - 167
  • [6] Compatibility of dual metal gate electrodes with high-K dielectrics for CMOS
    Lee, J
    Suh, YS
    Lazar, H
    Jha, R
    Gurganus, J
    Lin, YX
    Misra, V
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 323 - 326
  • [7] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    Journal of Applied Physics, 2006, 100 (05):
  • [8] High-K dielectrics for the gate stack
    Locquet, Jean-Pierre
    Marchiori, Chiara
    Sousa, Maryline
    Fompeyrine, Jean
    Seo, Jin Won
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (05)
  • [9] Challenges and performance limitations of high-k and oxynitride gate dielectrics for 90/65 nm CMOS technology
    Tan, S. Y.
    MICROELECTRONICS JOURNAL, 2007, 38 (6-7) : 783 - 786
  • [10] Molecular-beam deposition of high-k gate dielectrics for advanced CMOS
    Dimoulas, A
    MATERIALS FOR INFORMATION TECHNOLOGY: DEVICES, INTERCONNECTS AND PACKAGING, 2005, : 3 - 15