SPA against an FPGA-based RSA implementation with a high-radix montgomery multiplier

被引：0
|
作者：
Miyamoto, Atsushi [1 ]
Homma, Naofurni [1 ]
Aoki, Takafumi [1 ]
Satoht, Akashi [2 ]
机构：
[1] Tohoku Univ, Grad Sch Informat Sci, 6-6-05 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[2] IBM Japan Ltd, Tokyo Res Lab, IBM Res, Kanagawa 2428502, Japan
来源：
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年
关键词：
D O I：
10.1109/ISCAS.2007.378274
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Simple Power Analysis (SPA) was applied to an RSA processor with a high-radix Montgomery multiplier on an FPGA platform, and the different characteristics of power waveforms caused by two types of multiplier (built-in and custom) were investigated in detail. We also applied an active attack where input data was set to a specific pattern to control the modular multiplication. The power dissipation for the multiplication was greatly reduced in comparison with modular squaring, resulting in success in revealing all of the secret key bits.
引用
收藏
页码：1847 / +
页数：2
相关论文
共 50 条
  • [21] FPGA Implementation of RSA based on Carry Save Montgomery Modular Multiplication
    Verma, Rupali
    Dutta, Maitreyee
    Vig, Renu
    2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNIQUES IN INFORMATION AND COMMUNICATION TECHNOLOGIES (ICCTICT), 2016,
  • [22] Scalable hardware implementing high-radix Montgomery multiplication algorithm
    Bernard, F.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (2-3) : 117 - 126
  • [23] Exploring the design-space for FPGA-based implementation of RSA
    Cilardo, A
    Mazzeo, A
    Romano, L
    Saggese, GP
    MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (04) : 183 - 191
  • [24] Fast architectures for FPGA-based implementation of RSA encryption algorithm
    Nibouche, O
    Nibouche, M
    Bouridane, A
    Belatreche, A
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 271 - 278
  • [25] A Low-Complexity High-Radix RNS Multiplier
    Kouretas, Ioannis
    Paliouras, Vassilis
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (11) : 2449 - 2462
  • [26] On the Implementation of an Efficient Multiplier Logic for FPGA-based Cryptographic Applications
    Schramm, Martin
    Grzemba, Andreas
    2013 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2013, : 265 - 268
  • [27] A High Radix Montgomery Multiplier with Concurrent Error Detection
    Zervakis, Georgios
    Eftaxiopoulos, Nikolaos
    Tsoumanis, Kostas
    Axelos, Nicholas
    Pekmestzi, Kiamal
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 199 - 204
  • [28] High radix Montgomery Modular Multiplication on FPGA
    Mohamed, Anane
    Nadjia, Anane
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [29] Practical Results of EM Cartography on a FPGA-based RSA Hardware Implementation
    Sauvage, Laurent
    Guilley, Sylvain
    Danger, Jean-Luc
    Homma, Naofumi
    Hayashi, Yu-ichi
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 768 - 772
  • [30] A Multiple Clock Domain Design of High-radix Montgomery Multiplication for Simplicity
    Fujieda, Naoki
    Ayuzawa, Yusuke
    Hongo, Masato
    Ichikawa, Shuichi
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 1489 - 1492
12345