A Multiple Clock Domain Design of High-radix Montgomery Multiplication for Simplicity

被引：0

作者：

Fujieda, Naoki ^{[1
]}

Ayuzawa, Yusuke ^{[1
]}

Hongo, Masato ^{[1
]}

Ichikawa, Shuichi ^{[1
]}

机构：

[1] Toyohashi Univ Technol, Dept Elect & Elect Informat Engn, Toyohashi, Aichi, Japan

来源：

PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE | 2018年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a case for intra-module multiple clock domain design in FPGAs using a high-radix Montgomery multiplier. Our design aims at simple hardware description from algorithm description, avoiding the decrease of clock rate by a long combinatorial path. According to our evaluation with 1024-bit modular exponentiation units, the calculation time reduced by 1.0% on average. The additional logic units for the proposed design was 2,556 LUTs and 1,043 flip-flops per multiplier at a maximum.

引用

页码：1489 / 1492

页数：4

共 50 条

[1] Scalable hardware implementing high-radix Montgomery multiplication algorithm
Bernard, F.
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (2-3) : 117 - 126
[2] Systematic design of high-radix Montgomery multipliers for RSA processors
Miyamoto, Atsushi
Homma, Naofumi
Aoki, Takafumi
Satoh, Akashi
2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 416 - +
[3] High-Speed Montgomery Modular Multiplication Using High-Radix Systolic Multiplier
Zhang Rui
He Debiao
Chen Jianhua
Hu Jin
PROCEEDINGS OF 2009 CONFERENCE ON COMMUNICATION FACULTY, 2009, : 265 - 268
[4] Parallel High-Radix Montgomery Multipliers
Amberg, Philip
Pinckney, Nathaniel
Harris, David Money
2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 772 - 776
[5] A modified high-radix scalable montgomery multiplier
Fan, Yibo
Zeng, Xiaoyang
Yu, Yu
Wang, Gang
Zhang, Qianling
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3382 - +
[6] High-Radix Design of a Scalable Montgomery Modular Multiplier With Low Latency
Zhang, Bo
Cheng, Zeming
Pedram, Massoud
IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (02) : 436 - 449
[7] Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers
Miyamoto, Atsushi
Homma, Naofumi
Aoki, Takafumi
Satoh, Akashi
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1136 - 1146
[8] Efficient High-Radix GF(p) Montgomery Modular Multiplication Via Deep Use Of Multipliers
Wu, Ruoyu
Xu, Ming
Yang, Yingqing
Tian, Guanzhong
Yu, Ping
Zhao, Yangfan
Lian
Ma, Longhua
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (12) : 5099 - 5103
[9] High-radix montgomery modular exponentiation on reconfigurable hardware
Blum, T
Paar, C
IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) : 759 - 764
[10] High radix Montgomery Modular Multiplication on FPGA
Mohamed, Anane
Nadjia, Anane
2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,

← 1 2 3 4 5 →