A Multiple Clock Domain Design of High-radix Montgomery Multiplication for Simplicity

被引：0

作者：

Fujieda, Naoki ^{[1
]}

Ayuzawa, Yusuke ^{[1
]}

Hongo, Masato ^{[1
]}

Ichikawa, Shuichi ^{[1
]}

机构：

[1] Toyohashi Univ Technol, Dept Elect & Elect Informat Engn, Toyohashi, Aichi, Japan

来源：

PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE | 2018年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a case for intra-module multiple clock domain design in FPGAs using a high-radix Montgomery multiplier. Our design aims at simple hardware description from algorithm description, avoiding the decrease of clock rate by a long combinatorial path. According to our evaluation with 1024-bit modular exponentiation units, the calculation time reduced by 1.0% on average. The additional logic units for the proposed design was 2,556 LUTs and 1,043 flip-flops per multiplier at a maximum.

引用

页码：1489 / 1492

页数：4

共 50 条

[21] Electron Counting based high-radix multiplication in Single Electron Tunneling technology
Meenderinck, Cor
Cotofana, Sorin
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4571 - +
[22] Design, Evaluation and Application of Approximate High-Radix Dividers
Chen, Linbin
Han, Jie
Liu, Weiqiang
Montuschi, Paolo
Lombardi, Fabrizio
IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (03): : 299 - 312
[23] On the design of high-radix on-line division for long precision
Oregon State Univ, Corvallis, United States
Proc Symp Comput Arith, (44-51):
[24] High-Radix Multiplier-Dividers: Theory, Design, and Hardware
Amin, Alaaeldin
Shinwari, M. Waleed
IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (08) : 1009 - 1022
[25] Improved Design of High-Radix Signed-Digit Adders
Naderpour, Fateme
Ko, SeokBum
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 107 - 110
[26] Design of fast high-radix SRT dividers and their VLSI implementation
Wey, CL
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (04): : 275 - 281
[27] On the design of high-radix on-line division for long precision
Tenca, AF
Ercegovac, MD
14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 44 - 51
[28] High-radix addition and multiplication in the electron counting paradigm using single electron tunneling technology
Meenderinck, Cor
Cotofana, Sorin
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2006, 4017 : 447 - 456
[29] Design of high-radix digit-slices for on-line computations
Tenca, AF
Ercegovac, MD
HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 14 - 25
[30] Design of high-radix VLSI dividers without quotient selection tables
Aoki, Takafumi
Nakazawa, Kimihiko
Higuchi, Tatsuo
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (11) : 2623 - 2631

← 1 2 3 4 5 →