A Multiple Clock Domain Design of High-radix Montgomery Multiplication for Simplicity

被引：0

作者：

Fujieda, Naoki ^{[1
]}

Ayuzawa, Yusuke ^{[1
]}

Hongo, Masato ^{[1
]}

Ichikawa, Shuichi ^{[1
]}

机构：

[1] Toyohashi Univ Technol, Dept Elect & Elect Informat Engn, Toyohashi, Aichi, Japan

来源：

PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE | 2018年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a case for intra-module multiple clock domain design in FPGAs using a high-radix Montgomery multiplier. Our design aims at simple hardware description from algorithm description, avoiding the decrease of clock rate by a long combinatorial path. According to our evaluation with 1024-bit modular exponentiation units, the calculation time reduced by 1.0% on average. The additional logic units for the proposed design was 2,556 LUTs and 1,043 flip-flops per multiplier at a maximum.

引用

页码：1489 / 1492

页数：4

共 50 条

[41] Visual Analytics Techniques for Exploring the Design Space of Large-Scale High-Radix Networks
Li, Jianping Kelvin
Mubarak, Misbah
Ross, Robert B.
Carothers, Christopher D.
Ma, Kwan-Liu
2017 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2017, : 193 - 203
[42] RSD-based high-performance radix-4 Montgomery Modular Multiplication for Elliptic Curve Cryptography
Zhao, Shilei
Zheng, Jiwen
Shao, Yutong
Huang, Hai
Liu, Zhiwei
Yu, Bin
Zhang, Ziyue
MICROELECTRONICS JOURNAL, 2024, 153
[43] Synchronous latency-insensitive design for multiple clock domain
Edman, A
Svensson, C
Mesgarzadeh, B
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 83 - 86
[44] Design of Low-Power High-Radix Switch Fabric with Partially-Activated Input and Output Lines
Ryoo, Jihyun
Son, Seuk
Kim, Jaeha
2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 227 - 230
[45] Fast RSA decryption through high-radix scalable Montgomery modular multipliers利用高基可扩展蒙哥马利模乘器实现快速RSA运算
Tao Wu
ShuGuo Li
LiTian Liu
Science China Information Sciences, 2015, 58 : 1 - 16
[46] Multiple Constant Multiplication Algorithm for High-Speed and Low-Power Design
Oudjida, Abdelkrim K.
Liacha, Ahmed
Bakiri, Mohammed
Chaillet, Nicolas
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (02) : 176 - 180
[47] Low-Power, High-Speed Unified and Scalable Word-Based Radix 8 Architecture for Montgomery Modular Multiplication in GF(P) and GF(2n)
Atef Ibrahim
Hamed Elsimary
Fayez Gebali
Arabian Journal for Science and Engineering, 2014, 39 : 7847 - 7863
[48] Low-Power, High-Speed Unified and Scalable Word-Based Radix 8 Architecture for Montgomery Modular Multiplication in GF(P) and GF(2n)
Ibrahim, Atef
Elsimary, Hamed
Gebali, Fayez
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2014, 39 (11) : 7847 - 7863
[49] A novel high-speed and low-voltage CMOS level-up/down shifter design for multiple-power and multiple-clock domain chips
Lim, Ji-Hoon
Ha, Jong-Chan
Jung, Won-Young
Kim, Yong-Ju
Wee, Jae-Kyung
IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (03): : 644 - 648
[50] A Design of Digital High Multiple Decimation Filter in Intermediate Frequency Domain
Tong, Yaqin
Li, Wenxin
Kang, Fengyuan
ADVANCED HYBRID INFORMATION PROCESSING, PT II, 2022, 417 : 196 - 202

← 1 2 3 4 5 →