SPA against an FPGA-based RSA implementation with a high-radix montgomery multiplier

被引：0
|
作者：
Miyamoto, Atsushi [1 ]
Homma, Naofurni [1 ]
Aoki, Takafumi [1 ]
Satoht, Akashi [2 ]
机构：
[1] Tohoku Univ, Grad Sch Informat Sci, 6-6-05 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[2] IBM Japan Ltd, Tokyo Res Lab, IBM Res, Kanagawa 2428502, Japan
来源：
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年
关键词：
D O I：
10.1109/ISCAS.2007.378274
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Simple Power Analysis (SPA) was applied to an RSA processor with a high-radix Montgomery multiplier on an FPGA platform, and the different characteristics of power waveforms caused by two types of multiplier (built-in and custom) were investigated in detail. We also applied an active attack where input data was set to a specific pattern to control the modular multiplication. The power dissipation for the multiplication was greatly reduced in comparison with modular squaring, resulting in success in revealing all of the secret key bits.
引用
收藏
页码：1847 / +
页数：2
相关论文
共 50 条
  • [31] High-Radix Multiplier-Dividers: Theory, Design, and Hardware
    Amin, Alaaeldin
    Shinwari, M. Waleed
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (08) : 1009 - 1022
  • [32] Analysis of the tradeoffs for the implementation of a high-radix logarithm
    Piñeiro, JA
    Ercegovac, MD
    Bruguera, JD
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 132 - 137
  • [33] A family of accelerators for matrix-vector arithmetics based on high-radix multiplier structures
    Guevorkian, D
    Liuha, P
    Launiainen, A
    Lappalainen, V
    COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 118 - 127
  • [34] VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem
    Wu, Che-Han
    Shieh, Ming-Der
    Wu, Chien-Hsing
    Sheu, Ming-Hwa
    Sheu, Jia-Lin
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [35] A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem
    Wu, CH
    Shieh, MD
    Wu, CH
    Sheu, MH
    Sheu, JL
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 500 - 503
  • [36] A method for designing high-radix multiplier-based processing units for multimedia applications
    Guevorkian, D
    Launiainen, A
    Lappalainen, V
    Liuha, P
    Punkka, K
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (05) : 716 - 725
  • [37] High Speed RSA Implementation Based on Modified Booth's Technique and Montgomery's Multiplication for FPGA Platform
    Ghoreishi, S. S.
    Bozorgi, H.
    Pourmina, M. A.
    Dousti, M.
    2009 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN CIRCUITS, ELECTRONICS AND MICRO-ELECTRONICS, 2009, : 86 - +
  • [38] FPGA Implementation of An Efficient Montgomery Multiplier For Adaptive Filtering Application
    Mulla, Nahed
    Kasetwar, Abhay
    2014 INTERNATIONAL CONFERENCE ON POWER, AUTOMATION AND COMMUNICATION (INPAC), 2014, : 66 - 70
  • [39] High Radix Implementation of Montgomery Multipliers with CSA
    Sassaw, Gashaw
    Jimenez, Carlos J.
    Valencia, Manuel
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 315 - 318
  • [40] A low-power high-radix serial-parallel multiplier
    Crookes, Danny
    Jiang, Richard M.
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 460 - 463
12345