SPA against an FPGA-based RSA implementation with a high-radix montgomery multiplier

被引：0
|
作者：
Miyamoto, Atsushi [1 ]
Homma, Naofurni [1 ]
Aoki, Takafumi [1 ]
Satoht, Akashi [2 ]
机构：
[1] Tohoku Univ, Grad Sch Informat Sci, 6-6-05 Aramaki Aza Aoba, Sendai, Miyagi 9808579, Japan
[2] IBM Japan Ltd, Tokyo Res Lab, IBM Res, Kanagawa 2428502, Japan
来源：
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年
关键词：
D O I：
10.1109/ISCAS.2007.378274
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Simple Power Analysis (SPA) was applied to an RSA processor with a high-radix Montgomery multiplier on an FPGA platform, and the different characteristics of power waveforms caused by two types of multiplier (built-in and custom) were investigated in detail. We also applied an active attack where input data was set to a specific pattern to control the modular multiplication. The power dissipation for the multiplication was greatly reduced in comparison with modular squaring, resulting in success in revealing all of the secret key bits.
引用
收藏
页码：1847 / +
页数：2
相关论文
共 50 条
  • [41] A high-radix multiplier design for Variable Long-Precision computations
    Tenca, AF
    Ercegovac, MD
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1173 - 1177
  • [42] Implementation of RSA cryptoprocessor based on Montgomery algorithm
    Harbin Inst of Technology, Harbin, China
    Int Conf Solid State Integr Circuit Technol Proc, (524-526):
  • [43] Implementation of RSA cryptoprocessor based on Montgomery algorithm
    Deng, YL
    Mao, ZG
    Ye, YZ
    Wang, T
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 524 - 526
  • [44] High-radix logarithm with selection by rounding:: Algorithm and implementation
    Piñeiro, JA
    Ercegovac, M
    Bruguera, J
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 40 (01): : 109 - 123
  • [45] High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation
    J.-A. Piñeiro
    M. D. Ercegovac
    J. D. Bruguera
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 40 : 109 - 123
  • [46] A high speed pipelined radix-16 Booth multiplier architecture for FPGA implementation
    Cekli, Serap
    Akman, Ali
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 185
  • [47] High-speed FPGA implementation of full-word Montgomery multiplier for ECC applications
    Khan, Safiullah
    Javeed, Khalid
    Shah, Yasir Ali
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 62 : 91 - 101
  • [48] Low latency high throughput Montgomery modular multiplier for RSA cryptosystem
    Parihar, Aashish
    Nakhate, Sangeeta
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2022, 30
  • [49] An FPGA implementation of a Montgomery multiplier over GF(2M)
    Mentens, N
    Örs, SB
    Preneel, B
    Vandewalle, J
    COMPUTING AND INFORMATICS, 2004, 23 (5-6) : 487 - 499
  • [50] High-Radix Formats for Enhancing Floating-Point FPGA Implementations
    Villalba, Julio
    Hormigo, Javier
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (03) : 1683 - 1703
12345