Applications of MoSi-based Binary Intensity Mask for Sub-40nm DRAM

被引:0
|
作者
Eom, Tae-Seung [1 ]
Shin, Eun-Kyoung [1 ]
Lee, Eun-Ha [1 ]
Ryu, Yoon-Jung [1 ]
Park, Jun-Taek [1 ]
Koo, Sunyoung [1 ]
Shin, Hye-Jin [1 ]
Hwang, Seung-Hyun [1 ]
Lim, Hee-Youl [1 ]
Park, Sarohan [1 ]
Sun, Kyu-Tae [1 ]
Kwak, Noh-Jung [1 ]
Park, Sungki [1 ]
机构
[1] Hynix Semicond Inc, R&D Div, Ichon Si 467701, Kyoungki Do, South Korea
来源
关键词
Polarization; Hyper-NA Immersion Lithography; MoSi-based BIM; Att.PSM; DRAM;
D O I
10.1117/12.846728
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, we will present applications of MoSi-based binary intensity mask for sub-40nm DRAM with hyper-NA immersion scanner which has been the main stream of DRAM lithography. Some technical issues will be reported for polarized illumination and mask materials in hyper-NA imaging. One att.PSM (Phase Shift Mask) and three types of binary intensity mask are used for this experiment; those are ArF att. PSM (MoSi: 760 angstrom, transmittance 6%), conventional Cr (1030 angstrom) BIM (Binary Intensity Mask), MoSi-based BIM (MoSi: 590 angstrom, transmittance 0.1%) and multi layer (Cr: 740 angstrom / MoSi: 930 angstrom) BIM. Simulation and experiment with 1.35NA immersion scanner are performed to study influence of mask structure, process margin and effect of polarization. Two types of DRAM cell patterns are studied; one is a line and space pattern and the other is a contact hole pattern through mask structure. Various line and space pattern is also through 38nm to 50nm half pitch studied for this experiment. Lithography simulation is done by in-house tool based on diffused aerial image model. EM-SUITE is also used in order to study the influence of mask structure and polarization effect through rigorous EMF simulation. Transmission and polarization effects of zero and the first diffraction orders are simulated for both att. PSM and BIM. First and zero diffraction order polarization are shown to be influenced by the structure of masking film. As pattern size on mask decreases to the level of exposure wavelength, incident light will interact with mask pattern, thereby transmittance changes for mask structure. Optimum mask bias is one of the important factors for lithographic performance. In the case of att. PSM, negative bias shows higher image contrast than positive one, but in the case of binary intensity mask, positive bias shows better performance than negative one. This is caused by balance of amplitude between first diffraction order and zero diffraction order light. 1 Process windows and mask error enhancement factors are measured with respect to several types of mask structure. In the case of one dimensional line and space pattern, MoSi-based BIM and conventional Cr BIM show the best performance through various pitches. But in the case of hole DRAM cell pattern, it is difficult to find out the advantage of BIM except of exposure energy difference. Finally, it was observed that MoSi-based binary intensity mask for sub-40nm DRAM has advantage for one dimensional line and space pattern.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications
    Kuo, C
    King, TJ
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2408 - 2416
  • [42] Superior Improvements in GIDL and Retention by Fluorine Implantation in Saddle-Fin Array Devices for Sub-40-nm DRAM Technology
    Yang, Chia-Ming
    Wang, Jer-Chyi
    Lee, Wei-Ping
    Lee, Chien-Chi
    Lin, Chih-Hung
    Lee, Chung Yuan
    Lin, Jo-Hui
    Chen, Hsin-Huei
    Hsiao, Chih-Yuan
    Chang, Ruey-Dar
    Lai, Chao-Sung
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (09) : 1124 - 1126
  • [43] Structural demonstration of cost effective Isolation Trench fill for sub-110nm vertical trench DRAM and SOC applications
    Yang, SW
    Liao, WS
    Economikos, L
    Guliani, A
    Yang, D
    Kim, BY
    Dobuzinsky, D
    Shih, S
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 117 - 120
  • [44] Binary and attenuated PSM mask evaluation for sub 50nm device development perspective - art. no. 692436
    Moon, James
    Nam, Byoung-Sub
    Jeong, Joo-Hong
    Kong, Dong-Ho
    Nam, Byung-Ho
    Yim, Dong Gyu
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924 : 92436 - 92436
  • [45] At-wavelength inspection of sub-40 nm defects in extreme ultraviolet lithography mask blank by photoemission electron microscopy
    Lin, Jingquan
    Weber, Nils
    Maul, Jochen
    Hendel, Stefan
    Rott, Karsten
    Merkel, Michael
    Schoenhense, Gerd
    Kleineberg, Ulf
    OPTICS LETTERS, 2007, 32 (13) : 1875 - 1877
  • [46] Heterogeneously integrated sub-40nm low-power epi-like Ge/Si monolithic 3D-IC with stacked SiGeC ambient light harvester
    Shen, Chang-Hong
    Shieh, Jia-Min
    Huang, Wen-Hsien
    Wu, Tsung-Ta
    Chen, Chien-Fu
    Kao, Ming-Hsuan
    Yang, Chih-Chao
    Lin, Chein-Din
    Wang, Hsing-Hsiang
    Hsieh, Tung-Yang
    Chen, Bo-Yuan
    Huang, Guo-Wei
    Chang, Meng-Fan
    Yang, Fu-Liang
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [47] Etched multilayer EUV mask fabrication for sub-60nm pattern based on effective mirror width
    Sakurai, Noriko Iida nee
    Takai, Kosuke
    Kamo, Takashi
    Morikawa, Yasutaka
    Hayashi, Naoya
    PHOTOMASK JAPAN 2016: XXIII SYMPOSIUM ON PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY, 2016, 9984
  • [48] Advanced Immersion Contact Hole Patterning for sub 40nm Memory Applications - A Fundamental Resist Study
    Jang, Yun-Kyeong
    Yoon, Jin-Young
    Lee, Shi-Yong
    Yoon, Kwang-Sub
    Oh, Seok-Hwan
    Choi, Seong-Woon
    Han, Woo-Sung
    Kang, Seokho
    Penniman, Thomas
    Kim, Duk-Soo
    Chung, Dong Won
    Cho, Sung-Seo
    Xu, Cheng Bai
    Barclay, George
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVI, 2009, 7273
  • [49] High Resolution Patterning for Sub 30 nm Technology Nodes Using a Ceramic Based Dual Hard Mask
    Paul, J.
    Rudolph, M.
    Riedel, S.
    Thrun, X.
    Beyer, V.
    Wege, S.
    Hohle, C.
    PLASMA PROCESSING 19, 2013, 50 (46): : 21 - 31
  • [50] Exploring Innovative IGZO-channel based DRAM Cell Architectures and Key Technologies for Sub-10nm Node
    Ha, Daewon
    Lee, Y.
    Yoo, S.
    Lee, W.
    Cho, M. H.
    Yoo, K.
    Lee, S. M.
    Lee, S.
    Terai, M.
    Lee, T. H.
    Bae, J. H.
    Moon, K. J.
    Sung, C.
    Hong, M.
    Cho, D. G.
    Lee, K.
    Park, S. W.
    Park, K.
    Kuh, B. J.
    Hyun, S.
    Ahn, S. J.
    Song, J. H.
    2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2024,