Applications of MoSi-based Binary Intensity Mask for Sub-40nm DRAM

被引:0
|
作者
Eom, Tae-Seung [1 ]
Shin, Eun-Kyoung [1 ]
Lee, Eun-Ha [1 ]
Ryu, Yoon-Jung [1 ]
Park, Jun-Taek [1 ]
Koo, Sunyoung [1 ]
Shin, Hye-Jin [1 ]
Hwang, Seung-Hyun [1 ]
Lim, Hee-Youl [1 ]
Park, Sarohan [1 ]
Sun, Kyu-Tae [1 ]
Kwak, Noh-Jung [1 ]
Park, Sungki [1 ]
机构
[1] Hynix Semicond Inc, R&D Div, Ichon Si 467701, Kyoungki Do, South Korea
来源
关键词
Polarization; Hyper-NA Immersion Lithography; MoSi-based BIM; Att.PSM; DRAM;
D O I
10.1117/12.846728
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, we will present applications of MoSi-based binary intensity mask for sub-40nm DRAM with hyper-NA immersion scanner which has been the main stream of DRAM lithography. Some technical issues will be reported for polarized illumination and mask materials in hyper-NA imaging. One att.PSM (Phase Shift Mask) and three types of binary intensity mask are used for this experiment; those are ArF att. PSM (MoSi: 760 angstrom, transmittance 6%), conventional Cr (1030 angstrom) BIM (Binary Intensity Mask), MoSi-based BIM (MoSi: 590 angstrom, transmittance 0.1%) and multi layer (Cr: 740 angstrom / MoSi: 930 angstrom) BIM. Simulation and experiment with 1.35NA immersion scanner are performed to study influence of mask structure, process margin and effect of polarization. Two types of DRAM cell patterns are studied; one is a line and space pattern and the other is a contact hole pattern through mask structure. Various line and space pattern is also through 38nm to 50nm half pitch studied for this experiment. Lithography simulation is done by in-house tool based on diffused aerial image model. EM-SUITE is also used in order to study the influence of mask structure and polarization effect through rigorous EMF simulation. Transmission and polarization effects of zero and the first diffraction orders are simulated for both att. PSM and BIM. First and zero diffraction order polarization are shown to be influenced by the structure of masking film. As pattern size on mask decreases to the level of exposure wavelength, incident light will interact with mask pattern, thereby transmittance changes for mask structure. Optimum mask bias is one of the important factors for lithographic performance. In the case of att. PSM, negative bias shows higher image contrast than positive one, but in the case of binary intensity mask, positive bias shows better performance than negative one. This is caused by balance of amplitude between first diffraction order and zero diffraction order light. 1 Process windows and mask error enhancement factors are measured with respect to several types of mask structure. In the case of one dimensional line and space pattern, MoSi-based BIM and conventional Cr BIM show the best performance through various pitches. But in the case of hole DRAM cell pattern, it is difficult to find out the advantage of BIM except of exposure energy difference. Finally, it was observed that MoSi-based binary intensity mask for sub-40nm DRAM has advantage for one dimensional line and space pattern.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Advances in ALD Equipment for sub-40nm Memory Capacitor Dielectrics : Precursor delivery, Materials and Processes
    Karim, Zia
    Senzaki, Yoshi
    Ramanathan, Sasangan
    Lindner, Johannes
    Silva, Hugo
    Dauelsberg, Martin
    ATOMIC LAYER DEPOSITION APPLICATIONS 4, 2008, 16 (04): : 125 - +
  • [22] Development of focused-ion beam repair for opaque defects on MoSi-based attenuated phase-shift mask
    Nishida, N
    Nishio, Y
    Kinoshita, H
    Takaoka, O
    Kozakai, T
    Aita, K
    PHOTOMASK AND X-RAY MASK TECHNOLOGY VI, 1999, 3748 : 599 - 608
  • [23] Lithographic qualification of new opaque MoSi binary mask blank for the 32-nm node and beyond
    McIntyre, Greg
    Hibbs, Michael
    Tirapu-Azpiroz, Jaione
    Han, Geng
    Halle, Scott
    Faure, Tom
    Deschner, Ryan
    Morgenfeld, Brad
    Ramaswamy, Sridhar
    Wagner, Alfred
    Brunner, Tim
    Kikuchi, Yasutaka
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2010, 9 (01):
  • [24] New Observation and Analysis of Layout Dependent Effects in Sub-40nm Multi-Ring and Multi-Finger nMOSFETs for High Frequency Applications
    Li, Zu-Cheng
    Guo, Jyh-Chyurn
    Lin, Jinq-Min
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [25] A sub-40nm nanostructured La0.7Sr0.3MnO3 planar magnetic memory
    Arnal, T
    Bibes, M
    Lecoeur, P
    Mercey, B
    Prellier, W
    Haghiri-Gosnet, AM
    NSTI NANOTECH 2004, VOL 3, TECHNICAL PROCEEDINGS, 2004, : 41 - 44
  • [26] Improving EUV sub-40nm Via single patterning using wavefront and pupil co-optimization
    Kim, Soojung
    Chung, No Young
    Maeng, Kwangseok
    Cho, Hyunjae
    Lim, Jerry
    Jang, Hyungrok
    Kim, Jae Hyoung
    Kim, Insung
    van Setten, Eelco
    Keizers, Hidde
    Patil, Ajinkya
    Beekmans, Steven
    Lee, Jungtae
    Kim, Ki-Seok
    Lee, James
    Park, Sung-Woon
    Tang, Jialei
    Hsu, Stephen
    Zhang, Youping
    Derks, Paul
    OPTICAL AND EUV NANOLITHOGRAPHY XXXVII, 2024, 12953
  • [27] A New Compact Model for Accurate Simulation of RF Noise in Sub-40nm Multi-finger nMOSFETs
    Guo, Jyh-Chyurn
    Yeh, Kuo-Liang
    2018 13TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2018, : 146 - 149
  • [28] Suppression of Edge Effects Based on Analytic Model for Leakage Current Reduction of Sub-40 nm DRAM Device
    Choi, Soo Han
    Park, Young Hee
    Park, Chul Hong
    Lee, Sang Hoon
    Yoo, Moon Hyun
    Cho, Jun Dong
    Kim, Gyu Tae
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (05) : 658 - 661
  • [29] Thermal stability and Reliability in SiGe pMOSFETs for sub-20nm DRAM applications
    Son, Yunik
    Noh, Kyung Bong
    Aoulaiche, Marc
    Ritzenthaler, Romain
    Schram, Tom
    Spessot, Alessio
    Fazan, Pierre
    Cho, Moonju
    Franco, Jacopo
    Horiguchi, Naoto
    Thean, Aaron
    2014 IEEE 6TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2014,
  • [30] Semi-classical noise investigation for sub-40nm metal-oxide-semiconductor field-effect transistors
    Spathis, C.
    Birbas, A.
    Georgakopoulou, K.
    AIP ADVANCES, 2015, 5 (08):