Applications of MoSi-based Binary Intensity Mask for Sub-40nm DRAM

被引:0
|
作者
Eom, Tae-Seung [1 ]
Shin, Eun-Kyoung [1 ]
Lee, Eun-Ha [1 ]
Ryu, Yoon-Jung [1 ]
Park, Jun-Taek [1 ]
Koo, Sunyoung [1 ]
Shin, Hye-Jin [1 ]
Hwang, Seung-Hyun [1 ]
Lim, Hee-Youl [1 ]
Park, Sarohan [1 ]
Sun, Kyu-Tae [1 ]
Kwak, Noh-Jung [1 ]
Park, Sungki [1 ]
机构
[1] Hynix Semicond Inc, R&D Div, Ichon Si 467701, Kyoungki Do, South Korea
来源
关键词
Polarization; Hyper-NA Immersion Lithography; MoSi-based BIM; Att.PSM; DRAM;
D O I
10.1117/12.846728
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this paper, we will present applications of MoSi-based binary intensity mask for sub-40nm DRAM with hyper-NA immersion scanner which has been the main stream of DRAM lithography. Some technical issues will be reported for polarized illumination and mask materials in hyper-NA imaging. One att.PSM (Phase Shift Mask) and three types of binary intensity mask are used for this experiment; those are ArF att. PSM (MoSi: 760 angstrom, transmittance 6%), conventional Cr (1030 angstrom) BIM (Binary Intensity Mask), MoSi-based BIM (MoSi: 590 angstrom, transmittance 0.1%) and multi layer (Cr: 740 angstrom / MoSi: 930 angstrom) BIM. Simulation and experiment with 1.35NA immersion scanner are performed to study influence of mask structure, process margin and effect of polarization. Two types of DRAM cell patterns are studied; one is a line and space pattern and the other is a contact hole pattern through mask structure. Various line and space pattern is also through 38nm to 50nm half pitch studied for this experiment. Lithography simulation is done by in-house tool based on diffused aerial image model. EM-SUITE is also used in order to study the influence of mask structure and polarization effect through rigorous EMF simulation. Transmission and polarization effects of zero and the first diffraction orders are simulated for both att. PSM and BIM. First and zero diffraction order polarization are shown to be influenced by the structure of masking film. As pattern size on mask decreases to the level of exposure wavelength, incident light will interact with mask pattern, thereby transmittance changes for mask structure. Optimum mask bias is one of the important factors for lithographic performance. In the case of att. PSM, negative bias shows higher image contrast than positive one, but in the case of binary intensity mask, positive bias shows better performance than negative one. This is caused by balance of amplitude between first diffraction order and zero diffraction order light. 1 Process windows and mask error enhancement factors are measured with respect to several types of mask structure. In the case of one dimensional line and space pattern, MoSi-based BIM and conventional Cr BIM show the best performance through various pitches. But in the case of hole DRAM cell pattern, it is difficult to find out the advantage of BIM except of exposure energy difference. Finally, it was observed that MoSi-based binary intensity mask for sub-40nm DRAM has advantage for one dimensional line and space pattern.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] Applications of CPL™ mask technology for sub-65nm gate imaging
    Litt, LC
    Conley, W
    Wu, W
    Peters, R
    Parker, C
    Cobb, J
    Kasprowicz, BS
    van den Broeke, D
    Park, JC
    Karur-Shanmugam, R
    Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 1459 - 1468
  • [32] Amino-functionalized sub-40nm ultrathin Ag/ZnO transparent electrodes for flexible polymer dispersed liquid crystal devices
    Huang, Jinhua
    Lu, Yuehui
    Wu, Wenxuan
    Li, Jia
    Zhang, Xianpeng
    Zhu, Chaoting
    Yang, Ye
    Xu, Feng
    Song, Weijie
    JOURNAL OF APPLIED PHYSICS, 2017, 122 (19)
  • [33] Array Architecture of Floating Body Cell (FBC) with Quasi-Shielded Open Bit Line Scheme for sub-40nm Node
    Fujita, Katsuyuki
    Ohsawa, Takashi
    Fukuda, Ryo
    Matsuoka, Fumiyoshi
    Higashi, Tomoki
    Shino, Tomoaki
    Watanabe, Yohji
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 31 - +
  • [34] Sub-40nm half-pitch double patterning with resist freezing process - art. no. 69230H
    Hori, Masafumi
    Nagai, Tomoki
    Nakamura, Atsushi
    Abe, Takayoshi
    Wakamatsu, Gouji
    Kakizawa, Tomohiro
    Anno, Yuusuke
    Sugiura, Makoto
    Kusumoto, Shiro
    Yamaguchi, Yoshikazu
    Shimokawa, Tsutomu
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXV, PTS 1 AND 2, 2008, 6923 : H9230 - H9230
  • [35] Highly accurate cell projection mask for applications to sub-130 nm patterning
    Kim, CK
    Hur, C
    Kim, YS
    Baik, KH
    Choi, IH
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (06): : 3149 - 3153
  • [36] Performance Comparison between Attenuated PSM and Opaque MoSi on Glass (OMOG) Mask in sub-32nm Litho Process
    Zhang, Shijian
    Shen, Manhua
    Xu, Yao
    Wu, Qiang
    Lin, Yishih
    Gu, Yiming
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 249 - 256
  • [37] Three-dimensional simulation of threshold voltage variations due to an oblique single grain boundary in sub-40nm polysilicon nanowire FETs
    Kim, Jungsik
    Oh, Hyeongwan
    Lee, Junyoung
    Baek, Chang-Ki
    Meyyappan, M.
    Lee, Jeong-Soo
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (08)
  • [38] Process latitude dependency on local photomask haze defect in 70-nm binary intensity mask
    Kang, Young-Min
    Kim, Sung-Jin
    Park, Jin-Back
    Chang, Wook
    Park, Seung-Wook
    Kim, Jai-Soon
    Cho, Han-Koo
    Oh, Hye-Keun
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIV, PTS 1 AND 2, 2007, 6607
  • [39] Comparative study of binary intensity mask and attenuated phase shift mask using hyper-NA immersion lithography for sub-45nm era - art. no. 69240H
    Eom, Tae-Seung
    Park, Jun-Taek
    Kang, Jung-Hyun
    Park, Sarohari
    Koo, Sunyoung
    Kim, Jin-Soo
    Lee, Byoung-Hoon
    Lim, Clang-Moon
    Kim, HyeongSoo
    Moon, Seung-Chan
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924 : H9240 - H9240
  • [40] A zeroing cell-to-cell interference page architecture with temporary LSB storing program scheme for sub-40nm MLC NAND flash memories and beyond
    Park, Ki-Tae
    Kang, Myounggon
    Kim, Doogon
    Hwang, Soonwook
    Lee, Yeong-Taek
    Kim, Changhyun
    Kim, Kinam
    2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 188 - 189