The investigation of charge loss mechanism in a two-bit wrapped-gate nitride storage nonvolatile memory

被引:2
|
作者
Ho, Y. H. [1 ]
Chung, Steve S. [1 ]
Chen, H. H. [2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] UMC, Hsinchu 300, Taiwan
关键词
STATES; NROM;
D O I
10.1063/1.3508956
中图分类号
O59 [应用物理学];
学科分类号
摘要
The charge loss mechanism of a two-bit wrapped-gate nitride storage nonvolatile memory is investigated. From retention measurements, it was shown that both vertical and lateral charge loss coexist. As a result of the misalignment of carriers, the lateral charge loss was caused by the hole accumulation near the junction and migrating toward the channel. By using a scaling of the word-gate length or a substrate-transient hot hole erase scheme, the charge loss in the lateral direction can be suppressed. Also, from the retention test, the latter scheme, substrate-transient hot hole (STHH), has a window independent of the word-gate length, which is better for the device scaling. (C) 2010 American Institute of Physics. [doi:10.1063/1.3508956]
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Investigation of programmed charge lateral spread in a two-bit storage nitride flash memory cell by using a charge pumping technique
    Gu, SH
    Wang, MT
    Chan, CT
    Zous, NK
    Yeh, CC
    Tsai, WJ
    Lu, TC
    Wang, TH
    Ku, J
    Lu, CY
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 639 - 640
  • [2] Mobile-Ion-Induced Charge Loss Failure in Silicon-Oxide-Nitride-Oxide-Silicon Two-Bit Storage Flash Memory
    Imaoka, Kazunori
    Higashi, Masahiko
    Shiraiwa, Hidehiko
    Inoue, Fumihiko
    Kajita, Tatsuya
    Sugawa, Shigetoshi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (06)
  • [3] Design and optimization of two-bit double-gate nonvolatile memory cell for highly reliable operation
    Cho, Seongjae
    Park, Il Han
    Kim, Tae Hun
    Sim, Jae Sung
    Song, Ki-Whan
    Lee, Jong Duk
    Shin, Hyungcheol
    Park, Byung-Gook
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2006, 5 (03) : 180 - 185
  • [4] Two-bit lanthanum oxide trapping layer nonvolatile flash memory
    Lin, Yu-Hsien
    Chien, Chao-Hsin
    Yang, Tsung-Yuan
    Lei, Tan-Fu
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (07) : H619 - H622
  • [5] Two-bit effect of trigate nanowires polycrystalline silicon thin-film-transistor nonvolatile memory with oxide/nitride/oxide gate dielectrics
    Wu, Yung-Chun
    Hung, Min-Feng
    Chang, Chin-Wei
    Su, Po-Wen
    APPLIED PHYSICS LETTERS, 2008, 92 (16)
  • [6] Characterization of programmed charge lateral distribution in a two-bit storage nitride flash memory cell by using a charge-pumping technique
    Gu, SH
    Wang, TH
    Lu, WP
    Ting, WC
    Ku, YHJ
    Lu, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 103 - 108
  • [7] Experimental Techniques on the Understanding of the Charge Loss in a SONOS Nitride-storage Nonvolatile Memory
    Hsieh, E. R.
    Wang, H. T.
    Chung, Steve S.
    Chang, Wayne
    Wang, S. D.
    Chen, C. H.
    PROCEEDINGS OF THE 2016 IEEE 23RD INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2016, : 38 - 42
  • [8] Enhancement of Two-Bit Performance of Dual-Pi-Gate Charge Trapping Layer Flash Memory
    Hung, Min-Feng
    Wu, Yung-Chun
    Tsai, Tsung-Ming
    Chen, Jiang-Hung
    Jhan, Yi-Ray
    APPLIED PHYSICS EXPRESS, 2012, 5 (12)
  • [9] Novel two-bit HfO2 nanocrystal nonvolatile flash memory
    Lin, YH
    Chien, CH
    Lin, CT
    Chang, CY
    Lei, TF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 782 - 789
  • [10] Dual gate flash EEPROM cell with two-bit storage capacity
    Universita di bologna, Bologna, Italy
    IEEE Trans Compon Packag Manuf Technol Part A, 2 (182-189):