The investigation of charge loss mechanism in a two-bit wrapped-gate nitride storage nonvolatile memory

被引:2
|
作者
Ho, Y. H. [1 ]
Chung, Steve S. [1 ]
Chen, H. H. [2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] UMC, Hsinchu 300, Taiwan
关键词
STATES; NROM;
D O I
10.1063/1.3508956
中图分类号
O59 [应用物理学];
学科分类号
摘要
The charge loss mechanism of a two-bit wrapped-gate nitride storage nonvolatile memory is investigated. From retention measurements, it was shown that both vertical and lateral charge loss coexist. As a result of the misalignment of carriers, the lateral charge loss was caused by the hole accumulation near the junction and migrating toward the channel. By using a scaling of the word-gate length or a substrate-transient hot hole erase scheme, the charge loss in the lateral direction can be suppressed. Also, from the retention test, the latter scheme, substrate-transient hot hole (STHH), has a window independent of the word-gate length, which is better for the device scaling. (C) 2010 American Institute of Physics. [doi:10.1063/1.3508956]
引用
收藏
页数:3
相关论文
共 50 条
  • [41] Simulation Study of an Ultralow Switching Loss p-GaN Gate HEMT With Dynamic Charge Storage Mechanism
    Wang, Fangzhou
    Chen, Wanjun
    Xu, Xiaorui
    Sun, Ruize
    Wang, Zeheng
    Xia, Yun
    Xin, Yajie
    Liu, Chao
    Zhou, Qi
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (01) : 175 - 183
  • [42] Overcoming bit loss mechanism in self-amplified multilevel silicon-oxide-nitride-oxide-silicon memory cell
    Bohara, Pooja
    Vishvakarma, Santosh Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (01)
  • [43] Two-bit/four-level Pr2O3 trapping layer for silicon-oxide-nitride-oxide-silicon-type flash memory
    Lin, Yu-Hsien
    You, Hsin-Chiang
    Chien, Chao-Hsin
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (01):
  • [44] Two-bit/cell programming characteristics of high-density NOR-type flash memory device with recessed channel structure and spacer-type nitride layer
    Han, Kyoung-Rok
    Lee, Jong-Ho
    Japanese Journal of Applied Physics, Part 2: Letters, 2006, 45 (37-41):
  • [45] Two-bit/cell programming characteristics of high-density NOR-type flash memory device with recessed channel structure and spacer-type nitride layer
    Han, Kyoung-Rok
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (37-41): : L1027 - L1029
  • [46] Investigation of maximum current sensing window for two-side operation, four-bit/cell MLC nitride-trapping nonvolatile flash memories
    Hsu, TH
    Lee, MH
    Wu, JY
    Lung, HL
    Lu, CY
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (12) : 795 - 797
  • [47] Study of stress-induced leakage current and charge loss of nonvolatile memory cell with 70A tunnel oxide using floating-gate integrator technique
    Wang, B
    Wang, CH
    Ma, YJ
    Diorio, C
    Humes, T
    2004 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2004, : 28 - 31
  • [48] Persistent charge storage and memory operation of top-gate transistors solely based on two-dimensional molybdenum disulfide
    Tsai, Po-Cheng
    Yan, Coung-Ru
    Chang, Shoou-Jinn
    Chang, Shu-Wei
    Lin, Shih-Yen
    NANOTECHNOLOGY, 2023, 34 (30)
  • [49] HIGH-TEMPERATURE CHARGE LOSS MECHANISM IN A FLOATING-GATE EPROM WITH AN OXIDE-NITRIDE-OXIDE (ONO) INTERPOLY STACKED DIELECTRIC
    PAN, CS
    WU, K
    CHIN, D
    SERY, G
    KIELY, J
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (09) : 506 - 509
  • [50] Novel 2-bit/cell metal-oxide-nitride-oxide-semiconductor memory device with wrapped-control-gate structure that achieves source-side hot-electron injection
    Tomiye, H
    Terano, T
    Nomoto, K
    Kobayashi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (7A): : 4825 - 4830