The investigation of charge loss mechanism in a two-bit wrapped-gate nitride storage nonvolatile memory

被引:2
|
作者
Ho, Y. H. [1 ]
Chung, Steve S. [1 ]
Chen, H. H. [2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] UMC, Hsinchu 300, Taiwan
关键词
STATES; NROM;
D O I
10.1063/1.3508956
中图分类号
O59 [应用物理学];
学科分类号
摘要
The charge loss mechanism of a two-bit wrapped-gate nitride storage nonvolatile memory is investigated. From retention measurements, it was shown that both vertical and lateral charge loss coexist. As a result of the misalignment of carriers, the lateral charge loss was caused by the hole accumulation near the junction and migrating toward the channel. By using a scaling of the word-gate length or a substrate-transient hot hole erase scheme, the charge loss in the lateral direction can be suppressed. Also, from the retention test, the latter scheme, substrate-transient hot hole (STHH), has a window independent of the word-gate length, which is better for the device scaling. (C) 2010 American Institute of Physics. [doi:10.1063/1.3508956]
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Simulation of Nanoscale Two-Bit Not-And-type Silicon-Oxide-Nitride-Oxide-Silicon Nonvolatile Memory Devices with a Separated Double-Gate Fin Field Effect Transistor Structure Containing Different Tunneling Oxide Thicknesses
    Oh, Se Woong
    Park, Sang Su
    Kim, Dong Hun
    Kim, Hyun Woo
    Kim, Tate Whan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (06)
  • [22] The study on charge-trapping mechanism in nitride storage flash memory device
    Wu, Jia-Lin
    Chien, Hua-Ching
    Chang, Chi-Kuang
    Lao, Chien-Wei
    Lee, Chih-Yuan
    Wang, Je-Chuang
    Chen, Yung-Fang
    Kao, Chin-Hsing
    MATERIALS AND PROCESSES FOR NONVOLATILE MEMORIES II, 2007, 997 : 51 - +
  • [23] Nonvolatile multilevel data storage memory device from controlled ambipolar charge trapping mechanism
    Zhou, Ye
    Han, Su-Ting
    Sonar, Prashant
    Roy, V. A. L.
    SCIENTIFIC REPORTS, 2013, 3
  • [24] Nonvolatile multilevel data storage memory device from controlled ambipolar charge trapping mechanism
    Ye Zhou
    Su-Ting Han
    Prashant Sonar
    V. A. L. Roy
    Scientific Reports, 3
  • [25] The investigation of an amorphous SiOx system for charge storage applications in nonvolatile memory at low temperature process
    Van Duy, Nguyen
    Jung, Sungwook
    Nga, Nguyen Thanh
    Son, Dang Ngoc
    Cho, Jaehyun
    Lee, Sunhwa
    Lee, Wonbaek
    Yi, Junsin
    MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS, 2010, 175 (02): : 176 - 180
  • [26] Nanoscale Two-bit NAND Silicon-oxide-nitride-oxide-silicon Flash Memories with a Pair of Double Gate FinFET Structures
    Oh, Se Woong
    Park, Sang Su
    You, Joo Hyung
    Kim, Tae Whan
    Kim, Hyun Woo
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2009, 55 (01) : 263 - 266
  • [27] Charge Storage Characteristics of Si-rich Silicon Nitride and the Effect of Tunneling Thickness on Nonvolatile Memory Performance
    Hong Hanh Nguyen
    Ngoc Son Dang
    Van Duy Nguyen
    Jang, Kyungsoo
    Baek, Kyunghyun
    Choi, Woojin
    Raja, Jayapal
    Yi, Junsin
    LIQUID CRYSTALS AND RELATED MATERIALS II, 2012, 181-182 : 307 - 311
  • [28] An highly scalable double density nonvolatile memory cell using two electrically isolated oxide-nitride-oxide charge storage stacks
    Man, TY
    Chan, M
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 51 - 54
  • [29] Two-Bit/cell characteristics of silicon-oxide-nitride-oxide-silicon flash memory devices with recessed channel structure
    Han, Kyoung-Rok
    Lee, Jong-Ho
    Japanese Journal of Applied Physics, 2008, 47 (4 PART 2): : 2687 - 2691
  • [30] Two-bit/cell characteristics of silicon-oxide-nitride-oxide-silicon flash memory devices with recessed channel structure
    Han, Kyoung-Rok
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2687 - 2691