The investigation of charge loss mechanism in a two-bit wrapped-gate nitride storage nonvolatile memory

被引:2
|
作者
Ho, Y. H. [1 ]
Chung, Steve S. [1 ]
Chen, H. H. [2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] UMC, Hsinchu 300, Taiwan
关键词
STATES; NROM;
D O I
10.1063/1.3508956
中图分类号
O59 [应用物理学];
学科分类号
摘要
The charge loss mechanism of a two-bit wrapped-gate nitride storage nonvolatile memory is investigated. From retention measurements, it was shown that both vertical and lateral charge loss coexist. As a result of the misalignment of carriers, the lateral charge loss was caused by the hole accumulation near the junction and migrating toward the channel. By using a scaling of the word-gate length or a substrate-transient hot hole erase scheme, the charge loss in the lateral direction can be suppressed. Also, from the retention test, the latter scheme, substrate-transient hot hole (STHH), has a window independent of the word-gate length, which is better for the device scaling. (C) 2010 American Institute of Physics. [doi:10.1063/1.3508956]
引用
收藏
页数:3
相关论文
共 50 条
  • [31] A 2-bit highly scalable nonvolatile memory cell with two electrically isolated charge trapping sites
    Man, TY
    Chan, M
    MICROELECTRONICS RELIABILITY, 2005, 45 (02) : 349 - 354
  • [32] Comparison With Nitride Interface Defects and Nanocrystals for Charge Trapping Layer Nanowire Gate-All-Around Nonvolatile Memory Performance
    Lin, Yu-Ru
    Chiang, Yi-Wei
    Lin, Yu-Hsien
    Wang, Wei-Cheng
    Wu, Yung-Chun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 493 - 498
  • [33] Nanoscale Two-Bit/Cell NAND Silicon-Oxide-Nitride-Oxide-Silicon Memory Device with Different Tunneling Oxide Thicknesses
    Kim, Hyun Joo
    You, Joo Hyung
    Kim, Sung Ho
    Kwack, Kae Dal
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (07) : 6109 - 6113
  • [34] Nonvolatile and Volatile Memory Characteristics of a Silicon Nanowire Feedback Field-Effect Transistor With a Nitride Charge-Storage Layer
    Kang, Hyungu
    Cho, Jinsun
    Kim, Yoonjoong
    Lim, Doohyeok
    Woo, Sola
    Cho, Kyoungah
    Kim, Sangsig
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3342 - 3348
  • [35] Nonvolatile polycrystalline silicon thin film transistor memory using silicon-rich silicon nitride as charge storage layer
    Pei, Z.
    Chung, A.
    Hwang, H. L.
    APPLIED PHYSICS LETTERS, 2007, 90 (22)
  • [36] Two-bit memory and quantized storage phenomenon in conventional MOS structures with double-stacked Pt-NCs in an HfAlO matrix
    Zhou, Guangdong
    Wu, Bo
    Liu, Xiaoqin
    Li, Ping
    Zhang, Shuangju
    Sun, Bai
    Zhou, Ankun
    PHYSICAL CHEMISTRY CHEMICAL PHYSICS, 2016, 18 (09) : 6509 - 6514
  • [37] Nanoscale Two-Bit/Cell NAND Silicon-Oxide-Nitride-Oxide-Silicon Devices with a Separated Double-Gate Saddle-Type Structure
    Park, Sang Su
    You, Joo Hyung
    Kwack, Kae Dal
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (02) : 1337 - 1341
  • [38] Flexible organic field-effect transistor nonvolatile memory enabling bipolar charge storage by small-molecule floating gate
    Xu, Ting
    Fan, Shuangqing
    Cao, Minghui
    Liu, Tong
    Su, Jie
    APPLIED PHYSICS LETTERS, 2022, 120 (07)
  • [39] High-Speed, Low-Voltage Programmable/Erasable Flexible Two-Bit Organic Transistor Nonvolatile Memories Based on Ultraviolet-Ozone Treated Terpolymer Ferroelectric Gate
    Ding, Yin
    Xu, Qingling
    Wei, Haitian
    Su, Jing
    Wang, Wei
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (02) : 240 - 243
  • [40] Improvement of charge storage characteristics on floating gated nonvolatile memory devices with In2O3 nanoparticles embedded polyimide gate insulator
    Koo, Hyun-Mo
    Cho, Won-Ju
    Lee, Dong Uk
    Kim, Seon Pil
    Kim, Eun Kyu
    APPLIED PHYSICS LETTERS, 2007, 91 (04)