On automated trigger event generation in post-silicon validation

被引:0
|
作者
Ko, Ho Fai [1 ]
Nicolici, Nicola [1 ]
机构
[1] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
来源
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3 | 2008年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
When searching for functional bugs in silicon, debug data is acquired after a trigger event occurs. A trigger event can be configured at run-time using a set of control registers that uniquely identify the event that initiates data acquisition. Nonetheless the values loaded in these programmable registers interact only with a set of pre-defined trigger signals that are selected at design-time. If the state conditions required for triggering cannot be expressed directly in terms of the pre-defined trigger signals, the common practice is that the designer manually searches for an equivalent trigger event that can be programmed on-chip. In this paper we investigate if trigger events can be automatically generated from a set of state conditions.
引用
收藏
页码:1328 / 1331
页数:4
相关论文
共 50 条
  • [31] QED Post-Silicon Validation and Debug Invited Abstract
    Lin, David
    Mitra, Subhasish
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 62 - 62
  • [32] A Survey on Post-Silicon Functional Validation for Multicore Architectures
    Jayaraman, Padma
    Parthasarathi, Ranjani
    ACM COMPUTING SURVEYS, 2017, 50 (04)
  • [33] ISTA: An Embedded Architecture for Post-silicon Validation in Processors
    Lei, Ting
    He, Hu
    Sun, Yihe
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 593 - 596
  • [34] Dynamic Trace Signal Selection for Post-Silicon Validation
    Han, Kihyuk
    Yang, Joon-Sung
    Abraham, Jacob A.
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
  • [35] On bypassing blocking bugs during post-silicon validation
    Daoud, Ehab Anis
    Nicolici, Nicola
    PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 69 - 74
  • [36] Post-Silicon Validation and Calibration of Hardware Security Primitives
    Xu, Xiaolin
    Suresh, Vikram
    Kumar, Raghavan
    Burleson, Wayne
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 29 - 34
  • [37] Post-Silicon Validation in the SoC Era: A Tutorial Introduction
    Mishra, Prabhat
    Ray, Sandip
    Morad, Ronny
    Ziv, Avi
    IEEE DESIGN & TEST, 2017, 34 (03) : 68 - 92
  • [38] Space Sensitive Cache Dumping for Post-silicon Validation
    Chandran, Sandeep
    Sarangi, Smruti R.
    Panda, Preeti Ranjan
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 497 - 502
  • [39] Reversi: Post-Silicon Validation System for Modern Microprocessors
    Wagner, Ilya
    Bertacco, Valeria
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 307 - 314
  • [40] Post-Silicon Validation Opportunities, Challenges and Recent Advances
    Mitra, Subhasish
    Seshia, Sanjit A.
    Nicolici, Nicola
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 12 - 17