On automated trigger event generation in post-silicon validation

被引:0
|
作者
Ko, Ho Fai [1 ]
Nicolici, Nicola [1 ]
机构
[1] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
来源
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3 | 2008年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
When searching for functional bugs in silicon, debug data is acquired after a trigger event occurs. A trigger event can be configured at run-time using a set of control registers that uniquely identify the event that initiates data acquisition. Nonetheless the values loaded in these programmable registers interact only with a set of pre-defined trigger signals that are selected at design-time. If the state conditions required for triggering cannot be expressed directly in terms of the pre-defined trigger signals, the common practice is that the designer manually searches for an equivalent trigger event that can be programmed on-chip. In this paper we investigate if trigger events can be automatically generated from a set of state conditions.
引用
收藏
页码:1328 / 1331
页数:4
相关论文
共 50 条
  • [21] Automated test generation for post silicon microcontroller validation
    Moharikar, Pankaj
    Guddeti, Jayakrishna
    2017 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2017, : 45 - 52
  • [22] A Methodology for Automated Design of Embedded Bit-flips Detectors in Post-Silicon Validation
    Taatizadeh, Pouya
    Nicolici, Nicola
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 73 - 78
  • [23] Automated trace signals identification and state restoration for improving observability in post-silicon validation
    Ko, Ho Fai
    Nicolici, Nicola
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1140 - 1145
  • [24] Automated Debugging from Pre-Silicon to Post-Silicon
    Dehbashi, Mehdi
    Fey, Goerschwin
    2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 324 - 329
  • [25] Automated Selection of Assertions for Bit-Flip Detection During Post-Silicon Validation
    Taatizadeh, Pouya
    Nicolici, Nicola
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (12) : 2118 - 2130
  • [26] Reaching Coverage Closure in Post-silicon Validation
    Adir, Allon
    Nahir, Amir
    Ziv, Avi
    Meissner, Charles
    Schumann, John
    HARDWARE AND SOFTWARE: VERIFICATION AND TESTING, 2011, 6504 : 60 - +
  • [27] Post-Silicon Validation of Multiprocessor Memory Consistency
    Mammo, Biruk W.
    Bertacco, Valeria
    DeOrio, Andrew
    Wagner, Ilya
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (06) : 1027 - 1037
  • [28] Interactive Analysis of Post-Silicon Validation Data
    Lalama, Andres
    Knittel, Johannes
    Koch, Steffen
    Weiskopf, Daniel
    Ertl, Thomas
    Rottacker, Sarah
    Latty, Raphael
    Rivoir, Jochen
    2022 FIRST INTERNATIONAL WORKSHOP ON VISUALIZATION IN TESTING OF HARDWARE, SOFTWARE, AND MANUFACTURING (TESTVIS 2022), 2022, : 8 - 14
  • [29] Bridging Pre-Silicon Verification and Post-Silicon Validation
    Nahir, Amir
    Ziv, Avi
    Galivanche, Rajesh
    Hu, Alan
    Abramovici, Miron
    Bentley, Bob
    Bertacco, Valeria
    Camilleri, Albert
    Foster, Harry
    Kapoor, Shakti
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 94 - 95
  • [30] AutoRex: An Automated Post-Silicon Clock Tuning Tool
    Tadesse, D.
    Grodstein, J.
    Bahar, R. I.
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 110 - +