On automated trigger event generation in post-silicon validation

被引:0
|
作者
Ko, Ho Fai [1 ]
Nicolici, Nicola [1 ]
机构
[1] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
When searching for functional bugs in silicon, debug data is acquired after a trigger event occurs. A trigger event can be configured at run-time using a set of control registers that uniquely identify the event that initiates data acquisition. Nonetheless the values loaded in these programmable registers interact only with a set of pre-defined trigger signals that are selected at design-time. If the state conditions required for triggering cannot be expressed directly in terms of the pre-defined trigger signals, the common practice is that the designer manually searches for an equivalent trigger event that can be programmed on-chip. In this paper we investigate if trigger events can be automatically generated from a set of state conditions.
引用
收藏
页码:1328 / 1331
页数:4
相关论文
共 50 条
  • [41] Bug Localization Techniques for Effective Post-Silicon Validation
    Mitra, Subhasish
    Lin, David
    Hakim, Nagib
    Gardner, Don
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 291 - 291
  • [42] Recent Trends on Post-silicon Validation and Debug: An Overview
    Agalya, R.
    Saravanan, S.
    2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 56 - 63
  • [43] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation
    Adir, Allon
    Copty, Shady
    Landa, Shimon
    Nahir, Amir
    Shurek, Gil
    Ziv, Avi
    Meissner, Charles
    Schumann, John
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
  • [44] A 2D insulator for the post-silicon generation
    Choi, Soo Ho
    Kim, Soo Min
    NATURE, 2022, 606 (7912) : 37 - 38
  • [45] On-Chip Generation of Uniformly Distributed Constrained-Random Stimuli for Post-Silicon Validation
    Shi, Xiaobing
    Nicolici, Nicola
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 808 - 815
  • [46] On-Chip Constrained Random Stimuli Generation for Post-Silicon Validation Using Compact Masks
    Shi, Xiaobing
    Nicolici, Nicola
    2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [47] A Distributed AXI-based Platform for Post-Silicon Validation
    Neishaburi, M. H.
    Zilic, Zeljko
    2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 8 - 13
  • [48] Automation of Test Program Synthesis for Processor Post-silicon Validation
    Vasudevan Madampu Suryasarman
    Santosh Biswas
    Aryabartta Sahu
    Journal of Electronic Testing, 2018, 34 : 83 - 103
  • [49] Trace-based post-silicon validation for vlsi circuits
    Liu, Xiao
    Xu, Qiang
    1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (252): : 1 - 123
  • [50] Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs
    Ko, Ho Fai
    Kinsman, Adam B.
    Nicolici, Nicola
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 422 - 431