共 50 条
- [41] Bug Localization Techniques for Effective Post-Silicon Validation 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 291 - 291
- [42] Recent Trends on Post-silicon Validation and Debug: An Overview 2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 56 - 63
- [43] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
- [45] On-Chip Generation of Uniformly Distributed Constrained-Random Stimuli for Post-Silicon Validation 2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 808 - 815
- [46] On-Chip Constrained Random Stimuli Generation for Post-Silicon Validation Using Compact Masks 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
- [47] A Distributed AXI-based Platform for Post-Silicon Validation 2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 8 - 13
- [48] Automation of Test Program Synthesis for Processor Post-silicon Validation Journal of Electronic Testing, 2018, 34 : 83 - 103
- [49] Trace-based post-silicon validation for vlsi circuits 1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (252): : 1 - 123
- [50] Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 422 - 431