Post-Silicon Validation in the SoC Era: A Tutorial Introduction

被引：38

作者：

Mishra, Prabhat ^{[1
,2
]}

Ray, Sandip ^{[7
]}

Morad, Ronny ^{[3
,4
]}

Ziv, Avi ^{[5
,6
]}

机构：

[1] Univ Florida, CISE Dept, Gainesville, FL 32611 USA

[2] Univ Calif Irvine, Irvine, CA USA

[3] IBM Res, Haifa lab, Post Silicon Validat Technol & Analyt Grp, Haifa, Israel

[4] Tel Aviv Univ, Tel Aviv, Israel

[5] IBM Res, Hardware Verificat Technol Dept, Haifa, Israel

[6] Stanford Univ, Stanford, CA 94305 USA

[7] Univ Texas Austin, Austin, TX 78712 USA

来源：

IEEE DESIGN & TEST | 2017年 / 34卷 / 03期

基金：

美国国家科学基金会;

关键词：

TRACE-SIGNAL SELECTION; STATE RESTORATION; GENERATION;

D O I：

10.1109/MDAT.2017.2691348

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: Post-silicon validation is a complex and critical component of a modern system-on-chip (SoC) design verification. It includes a large number of inter-related activities each with its own nuance and subtleties, requires extensive planning, and spans the entire system design lifecycle. This article provides a comprehensive high-level overview of the various facets of post-silicon validation, and includes industrial case studies illustrating their real-life application. - Swarup Bhunia, University of Florida © 2013 IEEE.

引用

页码：68 / 92

页数：25

共 50 条

[1] Tutorial: Post-Silicon Validation and Diagnosis
Basu, Kanad
Kundu, Subhadip
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 9 - 10
[2] Synergies Between Delay Test and Post-silicon Speed Path Validation: A Tutorial Introduction
Ray, Sandip
Sinha, Arani
2021 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2021), 2021,
[3] Correctness and Security at Odds: Post-silicon Validation of Modern SoC Designs
Ray, Sandip
Yang, Jin
Basak, Abhishek
Bhunia, Swarup
2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
[4] On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation
Xiao Liu
Qiang Xu
PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 303 - 308
[5] On Signal Tracing in Post-Silicon Validation
Xu, Qiang
Liu, Xiao
2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 259 - 264
[6] Post-Silicon Validation, Debug and Diagnosis
Mishra, Prabhat
Fujita, Masahiro
Singh, Virendra
Tamarapalli, Nagesh
Kumar, Sharad
Mittal, Rajesh
2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LXIII - LXV
[7] Constrained Signal Selection for Post-Silicon Validation
Basu, Kanad
Mishra, Prabhat
Patra, Priyadarsan
2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 71 - 75
[8] Signal Selection Heuristics for Post-Silicon Validation
Tummala, Suprajaa
Liu, Xiaobang
Vemuri, Ranga
PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
[9] Efficient Hierarchical Post-Silicon Validation and Debug
Kalimuthu, Pandy
Basu, Kanad
Schafer, Benjamin Carrion
2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 258 - 263
[10] On Multiplexed Signal Tracing for Post-Silicon Validation
Liu, Xiao
Xu, Qiang
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) : 748 - 759

← 1 2 3 4 5 →