Post-Silicon Validation in the SoC Era: A Tutorial Introduction

被引：38

作者：

Mishra, Prabhat ^{[1
,2
]}

Ray, Sandip ^{[7
]}

Morad, Ronny ^{[3
,4
]}

Ziv, Avi ^{[5
,6
]}

机构：

[1] Univ Florida, CISE Dept, Gainesville, FL 32611 USA

[2] Univ Calif Irvine, Irvine, CA USA

[3] IBM Res, Haifa lab, Post Silicon Validat Technol & Analyt Grp, Haifa, Israel

[4] Tel Aviv Univ, Tel Aviv, Israel

[5] IBM Res, Hardware Verificat Technol Dept, Haifa, Israel

[6] Stanford Univ, Stanford, CA 94305 USA

[7] Univ Texas Austin, Austin, TX 78712 USA

来源：

IEEE DESIGN & TEST | 2017年 / 34卷 / 03期

基金：

美国国家科学基金会;

关键词：

TRACE-SIGNAL SELECTION; STATE RESTORATION; GENERATION;

D O I：

10.1109/MDAT.2017.2691348

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Editor's note: Post-silicon validation is a complex and critical component of a modern system-on-chip (SoC) design verification. It includes a large number of inter-related activities each with its own nuance and subtleties, requires extensive planning, and spans the entire system design lifecycle. This article provides a comprehensive high-level overview of the various facets of post-silicon validation, and includes industrial case studies illustrating their real-life application. - Swarup Bhunia, University of Florida © 2013 IEEE.

引用

页码：68 / 92

页数：25

共 50 条

[41] QED Post-Silicon Validation and Debug: Frequently Asked Questions
Lin, David
Mitra, Subhasish
2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 478 - 482
[42] A debug scheme to improve the error identification in post-silicon validation
Choi, Inhyuk
Jung, Won
Oh, Hyunggoy
Kang, Sungho
PLOS ONE, 2018, 13 (09):
[43] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation
Liu, Xiao
Xu, Qiang
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343
[44] Post-silicon Validation Procedure for a PWL ASIC Microprocessor Architecture
Lifschitz, O.
Rodriguez, J. A.
Julian, P.
Agamennoni, O.
IEEE LATIN AMERICA TRANSACTIONS, 2011, 9 (04) : 492 - 497
[45] Interconnection Fabric Design for Tracing Signals in Post-Silicon Validation
Liu, Xiao
Xu, Qiang
DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 352 - 357
[46] Automation of Test Program Synthesis for Processor Post-silicon Validation
Suryasarman, Vasudevan Madampu
Biswas, Santosh
Sahu, Aryabartta
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (01): : 83 - 103
[47] Transaction Ordering in Network-on-Chips for Post-Silicon Validation
Gharehbaghi, Amir Masoud
Fujita, Masahiro
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (12) : 2309 - 2318
[48] Quick Detection of Difficult Bugs for Effective Post-Silicon Validation
Lin, David
Hong, Ted
Fallah, Farzan
Hakim, Nagib
Mitra, Subhasish
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 561 - 566
[49] Post-Silicon Validation: It's the Unique Fails that Hurt You
Ahuja, P. K.
ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 540 - 540
[50] Learn to Tune: Robust Performance Tuning in Post-Silicon Validation
Domanski, Peter
Pflueger, Dirk
Latty, Raphael
2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,

← 1 2 3 4 5 →