On automated trigger event generation in post-silicon validation

被引:0
|
作者
Ko, Ho Fai [1 ]
Nicolici, Nicola [1 ]
机构
[1] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
When searching for functional bugs in silicon, debug data is acquired after a trigger event occurs. A trigger event can be configured at run-time using a set of control registers that uniquely identify the event that initiates data acquisition. Nonetheless the values loaded in these programmable registers interact only with a set of pre-defined trigger signals that are selected at design-time. If the state conditions required for triggering cannot be expressed directly in terms of the pre-defined trigger signals, the common practice is that the designer manually searches for an equivalent trigger event that can be programmed on-chip. In this paper we investigate if trigger events can be automatically generated from a set of state conditions.
引用
收藏
页码:1328 / 1331
页数:4
相关论文
共 50 条
  • [1] Robust Event Trigger Generation For Post Silicon Validation
    Diware, Sumit
    Krishna, Sharath B.
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2017, : 92 - 95
  • [2] Hierarchical Trigger Generation for Post-silicon Debugging
    Neishaburi, M. H.
    Zilic, Zeljko
    2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 378 - 381
  • [3] On a New Mechanism of Trigger Generation for Post-Silicon Debugging
    Neishaburi, M. H.
    Zilic, Zeljko
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (09) : 2330 - 2342
  • [4] On-Chip Stimuli Generation for Post-Silicon Validation
    Nicolici, Nicola
    2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 108 - 109
  • [5] Concurrent Generation of Concurrent Programs for Post-Silicon Validation
    Adir, Allon
    Nahir, Amir
    Ziv, Avi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1297 - 1302
  • [6] Mapping Trigger Conditions onto Trigger Units during Post-silicon Validation and Debugging
    Ko, Ho Fai
    Nicolici, Nicola
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (11) : 1563 - 1575
  • [7] Resource-Efficient Programmable Trigger Units for Post-Silicon Validation
    Ko, Ho Fai
    Nicolici, Nicola
    ETS 2009: EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 17 - 22
  • [8] On Trace Buffer Reuse-Based Trigger Generation in Post-Silicon Debug
    Cheng, Yun
    Li, Huawei
    Wang, Ying
    Shen, Haihua
    Liu, Bo
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2166 - 2179
  • [9] Automatic Concolic Test Generation with Virtual Prototypes for Post-silicon Validation
    Cong, Kai
    Xie, Fei
    Lei, Li
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 303 - 310
  • [10] On Signal Tracing in Post-Silicon Validation
    Xu, Qiang
    Liu, Xiao
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 259 - 264