Accurate predictions of flip chip BGA warpage

被引:16
|
作者
Yuan, L [1 ]
机构
[1] Altera Corp, San Jose, CA 95134 USA
关键词
D O I
10.1109/ECTC.2003.1216334
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Organic flip chip BGA has been quickly adopted as the mainstream package solution for high speed, high density and high power ASIC and PLD. For these applications, both die and package dimensions are generally large. It is common to see dies over 25 mm and packages of 40 mm or larger. Therefore, warpage is a big challenge. A three-dimensional finite element model was developed to, predict the warpage. The model includes substrate, underfill, die, thermal interface material (TIM), heat spreader, stiffener and adhesives. The model has consistently shown excellent accuracy. The average prediction error for a number of packages was less than 10%. The modeling techniques are presented in details in the paper. Using the model, various factors, such as materials and structures of heat spreader, die size and package size, and thermal interface materials were studied.
引用
收藏
页码:549 / 553
页数:5
相关论文
共 50 条
  • [41] Analysis of Thin Flip Chip Chip-Scale Package Warpage Causes and Variations
    Foong, C. S.
    Afripin, Amirul
    Lakhera, Nishant
    Uehling, Trent
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1286 - 1292
  • [42] Study of Dynamic Warpage of Flip Chip Packages under Temperature Reflow
    Chee, Kan Lee
    Wei, Keat Loh
    Kang, Eu Ong
    Ian, Chin
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 185 - 190
  • [43] Characterization of in-process substrate warpage of underfilled flip chip assembly
    Zhang, J
    Ding, H
    Baldwin, DF
    Ume, IC
    IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 291 - 297
  • [44] Study on the Strip Warpage Issues Encountered in the Flip-Chip Process
    Chuang, Wan-Chun
    Chen, Wei-Long
    MATERIALS, 2022, 15 (01)
  • [45] Low Warpage Flip-Chip Under-Fill Curing
    Hubbard, Robert Lane
    Zappella, Pierino
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (12): : 1957 - 1964
  • [46] Reliability evaluation of underfill in flip-chip organic BGA packages
    Banks, DR
    Pofahl, RG
    Sylvester, MF
    1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 124 - 125
  • [47] Flux free Flip Chip Attach technology for BGA/CSP packages
    Furuno, Masahiko
    Tsugunori, Masuda
    Doi, Kazuhide
    Nomura, Hiroshi
    Proceedings - Electronic Components and Technology Conference, 1999, : 408 - 414
  • [48] Flux free Flip Chip Attach technology for BGA/CSP packages
    Furuno, M
    Masuda, T
    Doi, K
    Nomura, H
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 408 - 414
  • [49] Design and Electrical Performance Analysis on Coreless Flip Chip BGA Substrate
    Huang, Chih-Yi
    Wang, Chen-Chao
    Hsieh, Tsun-Lung
    Tsai, Cheng-Yu
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [50] Reliability study of a Flip-chip-on-Silicon BGA (FSBGA) package
    Liu, S
    Ren, W
    Li, PG
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 407 - 415