Analysis of Thin Flip Chip Chip-Scale Package Warpage Causes and Variations

被引:0
|
作者
Foong, C. S. [1 ]
Afripin, Amirul [2 ]
Lakhera, Nishant [1 ]
Uehling, Trent [1 ]
机构
[1] NXP Semicond Inc, Austin, TX 78735 USA
[2] NXP Malaysia Sdn Bhd, Petaling Jaya, Selangor, Malaysia
关键词
FCCSP; warpage; coplanarity; FEA; experimental validation; variability characterization;
D O I
10.1109/ECTC51529.2024.00209
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The objective of this paper is to present results of an investigation on variations in materials properties, package designs, and assembly processes affecting final warpage measurement of thin flip chip chip-scale package (FCCSP). Past shadow-moire measurements have revealed unexplained warpage measurements shifts and variations for the same package assembled in different lots. Variations in warpage measurements can be attributed to package unit-to-unit differences within a lot, as well as differences between assembly lots. Variability due to within-lot differences is a consequence of intrinsic variances in mold compound properties, substrate dimensions, assembly processes, and shadow-moire metrology. To support repeatable productions, variability between-lots should ideally be non-existent or at its minimum when all material properties are held constant. Package warpage can be predicted with high accuracy once all within-lot variability due to material and process variances have been characterized and included. However, variability due to between-lot differences is more intractable and unpredictable making it difficult to characterize and validate the models. To illustrate the uncertainties in simulated warpage prediction and experimental warpage results arising from between-lot variabilities, finite element analysis (FEA) simulation of six different FCCSP test vehicles are compared to experimental warpage data. It is found that within-lot warpage ranges for all the package options evaluated are consistent with past data but warpage ranges between-lots are not reproducible. It is determined that apart from the well documented sources of variations leading to package warpage variations, there are still other factors to be unraveled that will explain warpage measurement shifts between lots. This paper provides findings completed to-date and concludes with recommendations on next steps of this investigation. Readers are encouraged to further pursue their own investigations based on these findings.
引用
收藏
页码:1286 / 1292
页数:7
相关论文
共 50 条
  • [1] A novel joint-in-via flip-chip chip-scale package
    Lee, TK
    Zhang, S
    Wong, CC
    Tan, AC
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (01): : 186 - 194
  • [2] A novel joint-in-via, flip-chip chip-scale package
    Lee, TK
    Zhang, S
    Wong, CC
    Tan, AC
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1209 - 1215
  • [3] Flip chip micropallet technology - A chip-scale chip
    Goetz, M
    1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, : 526 - 530
  • [4] Finite Element Analysis of Copper Pillar Interconnect Stress of Flip-chip Chip-Scale Package
    Afripin, Amirul
    Carpenter, Burt
    Hauck, Torsten
    2021 22ND INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2021,
  • [5] Design and stacking of an extremely thin chip-scale package
    Yoshida, A
    Ishibashi, K
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1095 - 1100
  • [6] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package
    Laio, Yi-Hao
    Chen, Wei Hsiang
    Shih, Ming Chang
    2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
  • [7] Warpage modeling and measurement of chip-scale components
    Fenton, RH
    Pitarresi, JM
    PROCEEDINGS OF THE SEM IX INTERNATIONAL CONGRESS ON EXPERIMENTAL MECHANICS, 2000, : 727 - 730
  • [8] Thin-Film-Flip-Chip LEDs Grown on Si Substrate Using Wafer-Level Chip-Scale Package
    Lee, Keon Hwa
    Asadirad, Mojtaba
    Shervin, Shahab
    Oh, Seung Kyu
    Oh, Jeong Tak
    Song, June-O
    Moon, Yong-Tae
    Ryou, Jae-Hyun
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2016, 28 (18) : 1956 - 1959
  • [9] Warpage Improvement for Large Die Flip Chip Package
    Xiong, Bingshou
    Lee, Myung-June
    Kao, Thomas
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 40 - +
  • [10] New stacked chip-scale package
    不详
    SOLID STATE TECHNOLOGY, 2001, 44 (03) : 42 - 42