共 50 条
- [1] A novel joint-in-via flip-chip chip-scale package IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (01): : 186 - 194
- [2] A novel joint-in-via, flip-chip chip-scale package 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1209 - 1215
- [3] Flip chip micropallet technology - A chip-scale chip 1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, : 526 - 530
- [4] Finite Element Analysis of Copper Pillar Interconnect Stress of Flip-chip Chip-Scale Package 2021 22ND INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2021,
- [5] Design and stacking of an extremely thin chip-scale package 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1095 - 1100
- [6] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package 2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
- [7] Warpage modeling and measurement of chip-scale components PROCEEDINGS OF THE SEM IX INTERNATIONAL CONGRESS ON EXPERIMENTAL MECHANICS, 2000, : 727 - 730
- [9] Warpage Improvement for Large Die Flip Chip Package 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 40 - +