Analysis of Thin Flip Chip Chip-Scale Package Warpage Causes and Variations

被引:0
|
作者
Foong, C. S. [1 ]
Afripin, Amirul [2 ]
Lakhera, Nishant [1 ]
Uehling, Trent [1 ]
机构
[1] NXP Semicond Inc, Austin, TX 78735 USA
[2] NXP Malaysia Sdn Bhd, Petaling Jaya, Selangor, Malaysia
关键词
FCCSP; warpage; coplanarity; FEA; experimental validation; variability characterization;
D O I
10.1109/ECTC51529.2024.00209
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The objective of this paper is to present results of an investigation on variations in materials properties, package designs, and assembly processes affecting final warpage measurement of thin flip chip chip-scale package (FCCSP). Past shadow-moire measurements have revealed unexplained warpage measurements shifts and variations for the same package assembled in different lots. Variations in warpage measurements can be attributed to package unit-to-unit differences within a lot, as well as differences between assembly lots. Variability due to within-lot differences is a consequence of intrinsic variances in mold compound properties, substrate dimensions, assembly processes, and shadow-moire metrology. To support repeatable productions, variability between-lots should ideally be non-existent or at its minimum when all material properties are held constant. Package warpage can be predicted with high accuracy once all within-lot variability due to material and process variances have been characterized and included. However, variability due to between-lot differences is more intractable and unpredictable making it difficult to characterize and validate the models. To illustrate the uncertainties in simulated warpage prediction and experimental warpage results arising from between-lot variabilities, finite element analysis (FEA) simulation of six different FCCSP test vehicles are compared to experimental warpage data. It is found that within-lot warpage ranges for all the package options evaluated are consistent with past data but warpage ranges between-lots are not reproducible. It is determined that apart from the well documented sources of variations leading to package warpage variations, there are still other factors to be unraveled that will explain warpage measurement shifts between lots. This paper provides findings completed to-date and concludes with recommendations on next steps of this investigation. Readers are encouraged to further pursue their own investigations based on these findings.
引用
收藏
页码:1286 / 1292
页数:7
相关论文
共 50 条
  • [31] Thermal stress analysis and design optimization of direct chip attach (DCA) and chip scale package (CSP) in flip chip technology
    Liu, DS
    Ni, CY
    Tsay, TC
    Kao, CY
    ENGINEERING OPTIMIZATION, 2002, 34 (06) : 591 - 611
  • [32] Package Warpage of Whole Strip Evaluation with Interface Analysis in the Flip-Chip Die Bonding Process
    Ho, Ian
    Liao, Po-Yu
    Shih, Teny
    Kang, Andrew
    Wang, Yu-Po
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 923 - 928
  • [33] New ultra thin Chip Scale Package (CSP) based on thermo-sonic flip-chip interconnection
    Choi, Seung-Yong
    Ti, Ching-Shian
    Park, Min-Hyo
    Chang, Seng-Teong
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 892 - +
  • [34] Reliability study of the laminate-based flip-chip chip scale package
    Matsuda, Y
    Takai, T
    Okada, Y
    Lall, P
    Koehler, C
    Tessler, T
    Olsen, D
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 40 - 44
  • [35] JACS-Pak™ flip-chip Chip Scale Package development and characterization
    Lindsey, SE
    Aday, J
    Blood, B
    Guo, YF
    Hemann, B
    Kellar, J
    Koehler, C
    Liu, J
    Sarihan, V
    Tessier, T
    Thompson, L
    Yeung, B
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 511 - 517
  • [36] Influence of the property of the build-up package on warpage at flip chip assembly process
    Toyoda, Y
    Kawamura, Y
    Hiei, H
    Yu, Q
    Shibutani, T
    Kim, D
    Nam, H
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 1, 2003, : 197 - 201
  • [37] Flip-Chip Chip Scale Package (FCCSP) Process Characterization and Reliability of Coreless Thin Package with 7nm Si Technology
    De Mesa, Eduardo
    Wagner, Thomas
    Keser, Beth
    Proschwitz, Jan
    Waidhas, Bernd
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 266 - 270
  • [38] Warpage Measurement and Simulation of Flip-Chip PBGA Package under Thermal Loading
    Tsai, M. V.
    Chang, H. Y.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 145 - 148
  • [39] Theoretical and Experimental Investigation of Warpage Evolution of Flip Chip Package on Packaging during Fabrication
    Cheng, Hsien-Chie
    Tai, Ling-Ching
    Liu, Yan-Cheng
    MATERIALS, 2021, 14 (17)
  • [40] Wire bond - flip chip - chip size package
    Galvanotechnik, 1 (259):