Analysis of Thin Flip Chip Chip-Scale Package Warpage Causes and Variations

被引:0
|
作者
Foong, C. S. [1 ]
Afripin, Amirul [2 ]
Lakhera, Nishant [1 ]
Uehling, Trent [1 ]
机构
[1] NXP Semicond Inc, Austin, TX 78735 USA
[2] NXP Malaysia Sdn Bhd, Petaling Jaya, Selangor, Malaysia
关键词
FCCSP; warpage; coplanarity; FEA; experimental validation; variability characterization;
D O I
10.1109/ECTC51529.2024.00209
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The objective of this paper is to present results of an investigation on variations in materials properties, package designs, and assembly processes affecting final warpage measurement of thin flip chip chip-scale package (FCCSP). Past shadow-moire measurements have revealed unexplained warpage measurements shifts and variations for the same package assembled in different lots. Variations in warpage measurements can be attributed to package unit-to-unit differences within a lot, as well as differences between assembly lots. Variability due to within-lot differences is a consequence of intrinsic variances in mold compound properties, substrate dimensions, assembly processes, and shadow-moire metrology. To support repeatable productions, variability between-lots should ideally be non-existent or at its minimum when all material properties are held constant. Package warpage can be predicted with high accuracy once all within-lot variability due to material and process variances have been characterized and included. However, variability due to between-lot differences is more intractable and unpredictable making it difficult to characterize and validate the models. To illustrate the uncertainties in simulated warpage prediction and experimental warpage results arising from between-lot variabilities, finite element analysis (FEA) simulation of six different FCCSP test vehicles are compared to experimental warpage data. It is found that within-lot warpage ranges for all the package options evaluated are consistent with past data but warpage ranges between-lots are not reproducible. It is determined that apart from the well documented sources of variations leading to package warpage variations, there are still other factors to be unraveled that will explain warpage measurement shifts between lots. This paper provides findings completed to-date and concludes with recommendations on next steps of this investigation. Readers are encouraged to further pursue their own investigations based on these findings.
引用
收藏
页码:1286 / 1292
页数:7
相关论文
共 50 条
  • [21] A Study of Factors Affecting Process-induced Warpage Behavior of Flip Chip Package on Package
    Chen, Yi-Huang
    Tai, Ling-Ching
    Liu, Yan-Cheng
    Cheng, Hsien-Chie
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2021), 2021, : 105 - 106
  • [22] An extremely thin BGA format chip-scale package and its board level reliability
    Yoshida, A
    Kim, YH
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1335 - 1340
  • [23] Flip chip wafer level packaging of a flexible chip scale package (CSP)
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 555 - 562
  • [24] Thermal and structural analysis of a suspended physics package for a chip-scale atomic clock
    Laws, A. D.
    Lee, Y. C.
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 953 - 962
  • [25] Thermal and Structural Analysis of a Suspended Physics Package for a Chip-Scale Atomic Clock
    Laws, A. D.
    Borwick, R., III
    Stupar, P.
    DeNatale, J.
    Lee, Y. C.
    JOURNAL OF ELECTRONIC PACKAGING, 2009, 131 (04) : 0410051 - 0410059
  • [26] Parametric analysis and optimization for Flip Chip package
    Li, QY
    Liang, JS
    Yang, DG
    COMPUTATIONAL METHODS IN ENGINEERING AND SCIENCE, PROCEEDINGS, 2003, : 303 - 310
  • [27] The Effect of BEOL Design Factors on the Thermal Reliability of Flip-Chip Chip-Scale Packaging
    Li, Dejian
    Li, Bofu
    Han, Shunfeng
    Li, Dameng
    Yang, Baobin
    Gong, Baoliang
    Zhang, Zhangzhang
    Yu, Chang
    Chen, Pei
    MICROMACHINES, 2025, 16 (02)
  • [28] D2BGA chip-scale IGBT package
    Liu, XS
    Lu, GQ
    APEC 2001: SIXTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2001, : 1033 - 1039
  • [29] Chip-scale magnetometers
    Michael V. Romalis
    Nature Photonics, 2007, 1 : 613 - 614
  • [30] Chip-scale clock
    不详
    MICRO, 2004, 22 (08): : 18 - 18