共 50 条
- [21] A Study of Factors Affecting Process-induced Warpage Behavior of Flip Chip Package on Package 2021 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2021), 2021, : 105 - 106
- [22] An extremely thin BGA format chip-scale package and its board level reliability 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1335 - 1340
- [23] Flip chip wafer level packaging of a flexible chip scale package (CSP) 1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 555 - 562
- [24] Thermal and structural analysis of a suspended physics package for a chip-scale atomic clock IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 953 - 962
- [26] Parametric analysis and optimization for Flip Chip package COMPUTATIONAL METHODS IN ENGINEERING AND SCIENCE, PROCEEDINGS, 2003, : 303 - 310
- [28] D2BGA chip-scale IGBT package APEC 2001: SIXTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2001, : 1033 - 1039