Analysis of Thin Flip Chip Chip-Scale Package Warpage Causes and Variations

被引:0
|
作者
Foong, C. S. [1 ]
Afripin, Amirul [2 ]
Lakhera, Nishant [1 ]
Uehling, Trent [1 ]
机构
[1] NXP Semicond Inc, Austin, TX 78735 USA
[2] NXP Malaysia Sdn Bhd, Petaling Jaya, Selangor, Malaysia
关键词
FCCSP; warpage; coplanarity; FEA; experimental validation; variability characterization;
D O I
10.1109/ECTC51529.2024.00209
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The objective of this paper is to present results of an investigation on variations in materials properties, package designs, and assembly processes affecting final warpage measurement of thin flip chip chip-scale package (FCCSP). Past shadow-moire measurements have revealed unexplained warpage measurements shifts and variations for the same package assembled in different lots. Variations in warpage measurements can be attributed to package unit-to-unit differences within a lot, as well as differences between assembly lots. Variability due to within-lot differences is a consequence of intrinsic variances in mold compound properties, substrate dimensions, assembly processes, and shadow-moire metrology. To support repeatable productions, variability between-lots should ideally be non-existent or at its minimum when all material properties are held constant. Package warpage can be predicted with high accuracy once all within-lot variability due to material and process variances have been characterized and included. However, variability due to between-lot differences is more intractable and unpredictable making it difficult to characterize and validate the models. To illustrate the uncertainties in simulated warpage prediction and experimental warpage results arising from between-lot variabilities, finite element analysis (FEA) simulation of six different FCCSP test vehicles are compared to experimental warpage data. It is found that within-lot warpage ranges for all the package options evaluated are consistent with past data but warpage ranges between-lots are not reproducible. It is determined that apart from the well documented sources of variations leading to package warpage variations, there are still other factors to be unraveled that will explain warpage measurement shifts between lots. This paper provides findings completed to-date and concludes with recommendations on next steps of this investigation. Readers are encouraged to further pursue their own investigations based on these findings.
引用
收藏
页码:1286 / 1292
页数:7
相关论文
共 50 条
  • [41] A Study on Warpage Behavior of Underfill in Flip Chip
    Peng, Xiaohui
    Ai, Wenji
    Pan, Yan
    Zhao, Guolin
    Du, Xiaomeng
    Zhu, Pengli
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [42] Accurate predictions of flip chip BGA warpage
    Yuan, L
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 549 - 553
  • [43] Flip-chip and chip-scale I/O density requirements and printed wiring board capabilities
    Guinn, KV
    Frye, RC
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 649 - 655
  • [44] Visible Light-Emitting Diodes With Thin-Film-Flip-Chip-Based Wafer-Level Chip-Scale Package Technology Using Anisotropic Conductive Film Bonding
    Lee, Keon Hwa
    Kim, Seung Hwan
    Lim, Woo-Sik
    Song, June-O
    Ryou, Jae-Hyun
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (07) : 702 - 704
  • [45] Failure analysis challenges for chip-scale packages
    Li, Susan
    Electronic Device Failure Analysis, 2013, 15 (02): : 14 - 21
  • [46] Reliability of flip chip package-thermal stress on flip chip joint
    Tsukada, Y., 1600, Japan Institute of Electronics Packaging, 4F Toranomon Sangyo Bldg. 2-29, Toranomon 1-chome, Minato-ku, Tokyo, 105-0001, Japan (16):
  • [47] Mini Flex Ball-Grid-Array Chip-Scale Package
    Univ of Arkansas, Fayetteville, United States
    Proceedings of the Electronic Packaging Technology Conference, EPTC, 1998, : 13 - 17
  • [48] The Mini Flex Ball-Grid-Array Chip-Scale Package
    Ang, S
    Meyer, D
    Thach, T
    Schaper, L
    Brown, WD
    2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 13 - 17
  • [49] Highly Efficient Chip-Scale Package LED Based on Surface Patterning
    Zhang, Tianqi
    Tang, Haodong
    Li, Shang
    Wen, Zuoliang
    Xiao, Xiangtian
    Zhang, Yulong
    Wang, Fei
    Wang, Kai
    Wu, Dan
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2017, 29 (20) : 1703 - 1706
  • [50] Construction Analysis of Flip Chip Package for Aerospace Application
    Zhao Liyou
    Kong Zebin
    Li Zhen
    Wang Kunshu
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 203 - 206