Accurate predictions of flip chip BGA warpage

被引:16
|
作者
Yuan, L [1 ]
机构
[1] Altera Corp, San Jose, CA 95134 USA
关键词
D O I
10.1109/ECTC.2003.1216334
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Organic flip chip BGA has been quickly adopted as the mainstream package solution for high speed, high density and high power ASIC and PLD. For these applications, both die and package dimensions are generally large. It is common to see dies over 25 mm and packages of 40 mm or larger. Therefore, warpage is a big challenge. A three-dimensional finite element model was developed to, predict the warpage. The model includes substrate, underfill, die, thermal interface material (TIM), heat spreader, stiffener and adhesives. The model has consistently shown excellent accuracy. The average prediction error for a number of packages was less than 10%. The modeling techniques are presented in details in the paper. Using the model, various factors, such as materials and structures of heat spreader, die size and package size, and thermal interface materials were studied.
引用
收藏
页码:549 / 553
页数:5
相关论文
共 50 条
  • [11] Measurement of deformation and strain in flip chip on BGA (FC-BGA)
    Kehoe, L
    Guénebaut, V
    Kelly, PV
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 120 - 127
  • [12] BGA and flip chip placement: a challenge for automation
    Siemens AG, Munich, Germany
    Surf Mount Technol Mag, 9 (3pp):
  • [13] Flip chip assembly for BGA semiconductor packages
    LSI Logic Corp
    Natl Electron Packag Prod Conf Proc Tech Program, (1433-1438):
  • [14] Thermal Effect on Die Warpage during Back-side Die Polishing of Flip-chip BGA Device
    Monjur, M. Mezanur Rahman
    Wei, M. S.
    Chong, H. B.
    Nasar-Abdat, L.
    Narang, Vinod
    PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 433 - 436
  • [15] Thermal characterization of flip-chip BGA
    Chen, HN
    Wu, CT
    Lin, PJ
    Hung, SC
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 357 - 361
  • [16] Evaluation and Verification of Enhanced Electrical Performance of Advanced Coreless Flip-chip BGA Package with Warpage Measurement Data
    Kim, GaWon
    Yu, JiHeon
    Park, ChulWoo
    Hong, SeoungJoon
    Kim, JinYoung
    Rinne, Glenn
    Lee, ChoonHeung
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 897 - 903
  • [17] Analysis of warpage of a flip-chip BGA package under thermal loading: Finite element modelling and experimental validation
    Salahouelhadj, A.
    Gonzalez, M.
    Vanstreels, K.
    van der Plas, G.
    Beyer, G.
    Beyne, E.
    MICROELECTRONIC ENGINEERING, 2023, 271
  • [18] Warpage Improvement for Large Die Flip Chip Package
    Xiong, Bingshou
    Lee, Myung-June
    Kao, Thomas
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 40 - +
  • [19] The Study of Warpage of an Embedded Substrate of the Flip Chip Chip Size Package
    Laio, Yi-Hao
    Chen, Wei Hsiang
    Shih, Ming Chang
    2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 201 - 203
  • [20] Study on warpage and shrinkage of flip chip encapsulation process
    Shen, YK
    Liao, JH
    Zhao, WX
    INTERNATIONAL COMMUNICATIONS IN HEAT AND MASS TRANSFER, 2004, 31 (05) : 693 - 702