Corner effect in multiple-gate SOI MOSFETs

被引：0
|
作者：
Xiong, W [1 ]
Park, JW [1 ]
Colinge, JP [1 ]
机构：
[1] SEMATECH, Austin, TX 78741 USA
来源：
2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Separate formation of channels in,corners and sides of triple-gate SOI MOSFETs is observed. This phenomenon degrades the I-on/I-off ratio and the subthreshold slope, but it is present only if high doping concentrations and corners with a small radius of curvature are used.
引用
收藏
页码：111 / 113
页数：3
相关论文
共 50 条
  • [21] A Comprehensive Study of Single-Electron Effects in Multiple-Gate MOSFETs
    Lee, Wei
    Su, Pin
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 25 - 26
  • [22] A Unified Quantum Scaling length Model for Nanometer Multiple-gate MOSFETs
    Chiang, Te-Kuang
    Ko, Ying-Wen
    Lin, Yu-Hsuan
    Gao, Hong-Wun
    Wang, Yeong-Her
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 277 - 280
  • [23] Unified Regional Modeling Approach to Emerging Multiple-Gate/Nanowire MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Guojun
    Lin, Shihuan
    Wei, Chengqing
    Zhang, Junbin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 262 - 267
  • [24] Gate-edge charges related effects and performance degradation in advanced multiple-gate MOSFETs
    Kilchytska, V.
    Alvarado, J.
    Collaert, N.
    Rooyackers, R.
    Put, S.
    Simoen, E.
    Claeys, C.
    Flandre, D.
    SOLID-STATE ELECTRONICS, 2011, 59 (01) : 18 - 24
  • [25] Computational study on the performance of multiple-gate nanowire schottky-barrier MOSFETs
    Shin, Mincheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 737 - 742
  • [26] Comparison of the scaling characteristics of nanoscale SOIN-channel multiple-gate MOSFETs
    Breed, Aniket A.
    Roenker, Kenneth P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 135 - 141
  • [27] 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs
    Bescond, M
    Nehari, K
    Autran, JL
    Cavassilas, N
    Munteanu, D
    Lannoo, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 617 - 620
  • [28] Quasi-3-D velocity saturation model for multiple-gate MOSFETs
    Han, Jin-Woo
    Lee, Choong-Ho
    Park, Donggun
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1165 - 1170
  • [29] Transient radiation response of single- and multiple-gate FD SOI transistors
    Gaillardin, Marc
    Paillet, Philippe
    Ferlet-Cavrois, Veronique
    Baggio, Jacques
    McMorrow, Dale
    Faynot, Olivier
    Jahan, Carine
    Tosti, Lucie
    Cristoloveanu, Sorin
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2355 - 2362
  • [30] Evolution of SOI MOSFETs: from single gate to multiple gates
    Colinge, JP
    COMOS FRONT-END MATERIALS AND PROCESS TECHNOLOGY, 2003, 765 : 9 - 20
12345