Corner effect in multiple-gate SOI MOSFETs

被引：0
|
作者：
Xiong, W [1 ]
Park, JW [1 ]
Colinge, JP [1 ]
机构：
[1] SEMATECH, Austin, TX 78741 USA
来源：
2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Separate formation of channels in,corners and sides of triple-gate SOI MOSFETs is observed. This phenomenon degrades the I-on/I-off ratio and the subthreshold slope, but it is present only if high doping concentrations and corners with a small radius of curvature are used.
引用
收藏
页码：111 / 113
页数：3
相关论文
共 50 条
  • [31] Transformation of hydrogen silsesquioxane properties with RIE plasma treatment for advanced multiple-gate MOSFETs
    Penaud, J.
    Fruleux, F.
    Dubois, E.
    APPLIED SURFACE SCIENCE, 2006, 253 (01) : 395 - 399
  • [32] A Unified Quasi-3D Subthreshold Behavior Model for Multiple-Gate MOSFETs
    Liou, Juin J.
    Gao, Hong-Wun
    Wang, Yeong-Her
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (04) : 763 - 771
  • [33] Effect of Back Gate on Parasitic Bipolar Effect in FD SOI MOSFETs
    Liu, Fanyu
    Ionica, Irina
    Bawedin, Maryline
    Cristoloveanu, Sorin
    2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
  • [34] Multiple - Gate Silicon on Insulator (SOI) MOSFETs: Device Design and Analysis
    Dayal, Aditya
    Pandey, Satya Prakash
    Khandelwal, Saurabh
    Akashe, Shyam
    2013 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS & 2013 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMMUNICATIONS & RENEWABLE ENERGY (AICERA/ICMICR), 2013,
  • [35] Hall effect measurements in double-gate SOI MOSFETs
    Vandooren, A
    Cristoloveanu, S
    Flandre, D
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2001, 45 (10) : 1793 - 1798
  • [36] Multi-gate SOI MOSFETs
    Colinge, J. P.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2071 - 2076
  • [37] Discrete Dopant Induced Characteristic Fluctuations in 16nm Multiple-Gate SOI Devices
    Li, Yiming
    Hwang, Chih-Hong
    Huang, Hsuan-Ming
    Yeh, Ta-Ching
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 117 - 118
  • [38] Junctionless Multiple-Gate (JLMG) MOSFETs: A Unified Subthreshold Current Model to Assess Noise Margin of Subthreshold Logic Gate
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (10) : 5330 - 5334
  • [39] Body effect in tri- and pi-gate SOI MOSFETs
    Frei, J
    Johns, C
    Vazquez, A
    Xiong, WZ
    Cleavelin, CR
    Schulz, T
    Chaudhary, N
    Gebara, G
    Zaman, JR
    Gostkowski, M
    Matthews, K
    Colinge, JP
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (12) : 813 - 815
  • [40] Experimental gate misalignment analysis on double gate SOI MOSFETs
    Widiez, J
    Daugé, F
    Vinet, M
    Poiroux, T
    Previtali, B
    Mouis, M
    Deleonibus, S
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 185 - 186
12345