A design based yield and redundancy model for high density dualport SRAM on 90nm technology

被引：0
|
作者：
Peng, T [1 ]
Landry, G [1 ]
Iandolo, W [1 ]
机构：
[1] Cypress Semicond New England Design Ctr, Nashua, NH 03063 USA
来源：
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A design based yield and redundancy model for high density dual port SRAM on 90nm technology was presented in this paper. The memory, array bitmap and reparability were analyzed from both layout and circuit architecture perspective. The fault signature was categorized by repairing method. The proposed modeling approach allowed direct correlation between circuit architecture and redundancy design thus improved the repair efficiency. The model proved to be valuable for DFY (design for yield) and guided process improvement for yield.
引用
收藏
页码：729 / 731
页数：3
相关论文
共 50 条
  • [31] Design and Implementation of two stage CMOS Operational amplifier using 90nm technology
    Kavyashree, C. L.
    Hemambika, M.
    Dharani, K.
    Naik, Ananth V.
    Sunil, M. P.
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 48 - 51
  • [32] Design and Development of an ASIC Standard Cell Library Using 90nm Technology Node
    Lavanya, Naga
    Mullangi, Pradeep
    2018 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2018,
  • [33] High-speed transmitters in 90nm CMOS for high-density optical interconnects
    Palermo, Samuel
    Horowitz, Mark
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 508 - +
  • [34] Correlation Of Soft Error Rates Between Mono-Energetic And Full Spectrum Beams On a 90nm SRAM Technology
    Patel, Nayan B.
    Puchner, Helmut
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 948 - +
  • [35] Stacked Transistor Based Multimode Power Efficient MTCMOS Full Adder Design in 90nm CMOS Technology
    Solanki, Sneha
    Kumar, Anjan
    Dubey, Richa
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 663 - 667
  • [36] Building the electrical model of the Photoelectric Laser Stimulation of an NMOS transistor in 90nm technology
    Sarafianos, A.
    Llido, R.
    Gagliano, O.
    Serradeil, V.
    Lisart, M.
    Goubier, V.
    Dutertre, J. M.
    Tria, A.
    Pouget, V.
    Lewis, D.
    ISTFA 2012: CONFERENCE PROCEEDINGS FROM THE 38TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2012, : 143 - 150
  • [37] A High Speed Power Efficient Dynamic Comparator Designed in 90nm CMOS Technology
    Sharma, Vijay Kr.
    Sharma, Gaurav Kr.
    Kumar, Divesh
    2015 COMMUNICATION, CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2015, : 368 - 371
  • [38] Design of an Advanced Microcontroller Bus Architecture for Wireless Sensor Network in 90nm Process Technology
    Arellano, Derell S.
    Malaguit, Geraldine A.
    Sosing, Michelle T.
    Torres, Janus Giovann L.
    Tabing, Jay Nickson T.
    Santos, Adonis S.
    Malabanan, Francis A.
    Gevana, Sherryl M.
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2352 - 2356
  • [39] . Mixed style of Low Power Multiplexer Design for Arithmetic Architectures using 90nm Technology
    Vijayakumar, S.
    Karthikeyan, B.
    RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 83 - +
  • [40] Design and Performance Analysis of Low Frequency CMOS Ring Oscillator Using 90nm Technology
    Ramakrishna, Balaji S.
    Yalpi, Shivananda
    Kumar, Nithin L.
    Ravindra, H. B.
    Ram, Chaina
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1796 - 1801
12345