Design of an Advanced Microcontroller Bus Architecture for Wireless Sensor Network in 90nm Process Technology

被引：0

作者：

Arellano, Derell S. ^{[1
]}

Malaguit, Geraldine A. ^{[1
]}

Sosing, Michelle T. ^{[1
]}

Torres, Janus Giovann L. ^{[1
]}

Tabing, Jay Nickson T. ^{[1
]}

Santos, Adonis S. ^{[1
]}

Malabanan, Francis A. ^{[1
]}

Gevana, Sherryl M. ^{[1
]}

机构：

[1] First Asia Inst Technol & Humanities, Coll Engn, Tanauan City, Batangas, Philippines

来源：

PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE | 2018年

关键词：

AMBA; Wireless Sensor Network; ASIC; ARM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The research presents about the Design of an Advanced Microcontroller Bus Architecture (AMBA) for 32-bit ARM-based Microprocessor for Wireless Sensor Network. The researchers developed an architecture that is capable of transferring data from one block to another. The researchers' design of AMBA reduces the power consumption of Wireless Sensor Network. ASIC implementation is done by following the semicustom ASIC design flow, from RTL specification written in VERILOG HDL, to functional verification, and synthesis. The AMBA design is developed in a 90nm process technology using Synopsys tools.

引用

页码：2352 / 2356

页数：5

共 50 条

[1] Development of Resolution Scalable Successive Approximation Register ADC in 90nm CMOS Process Technology for Wireless Sensor Network
de Chavez, Jhohn Paulo E.
Maala, Michaella M.
Valencia, Ellen Mhae M.
Santos, Adonis S.
Malabanan, Francis A.
Tabing, Jay Nickson T.
Gevana, Sherryl M.
PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2346 - 2351
[2] Development of a Self-Correcting CMOS-Based Clock Generator for Wireless Sensor Network in 90nm Process Technology
Avelino, Anne Loraine L.
Precilla, Carl Vincent S.
Se, Lenette S.
Santos, Adonis S.
Malabanan, Francis A.
Tabing, Jay Nickson T.
Gevana, Sherryl M.
PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2340 - 2345
[3] Ultra Low Leakage 90nm Content Addressable Memory Design for Wireless Sensor Network Applications
Singh, Swaran R.
Moez, Kambiz
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1191 - 1194
[4] Design and Verification of nMOSFET for Low Leakage at 90nm Process Technology
Trivedi, Parul
Chatterjee, Arun Kumar
Gupta, Hansa Rani
2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 732 - 735
[5] Achieving CDU requirement for 90nm technology node and beyond with advanced mask making process technology
Tzu, SD
Chang, CH
Chen, WC
Kliem, KH
Hudek, P
Beyer, D
Advanced Microlithography Technologies, 2005, 5645 : 100 - 108
[6] A Design approach To AMBA (Advanced Microcontroller Bus Architecture) Bus Architecture with Dynamic Lottery Arbiter
Warathe, Kanchan
Padole, Dinesh
Bajaj, Preeti
2009 ANNUAL IEEE INDIA CONFERENCE (INDICON 2009), 2009, : 21 - 24
[7] Low Power Dynamic Comparator design in 90nm technology
Aneesh, K.
Divya, P. S.
Manoj, G.
Vijila, M.
PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08): : 161 - 164
[8] Design of a Low Power PLL in 90nm CMOS Technology
Patil, Prashant Thane
Ingale, Vaishali
2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
[9] Development of Low Power Full-Custom 1 Kb 8T Synchronous SRAM for Wireless Sensor Network in 90nm CMOS Process Technology
Jacinto, Syre Aires Destiny V.
Nanoz, Allona Jane M.
Punzalan, Justine Roy A.
Malabanan, Francis A.
Santos, Adonis S.
Tabing, Jay Nickson T.
Gevana, Sherryl M.
PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2366 - 2371
[10] A triple gate oxide logic process for 90nm manufacturing technology
Chen, C
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 719 - 722

← 1 2 3 4 5 →