Ultra Low Leakage 90nm Content Addressable Memory Design for Wireless Sensor Network Applications

被引：5
|
作者：
Singh, Swaran R. [1 ]
Moez, Kambiz [1 ]
机构：
[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada
来源：
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2009年
关键词：
D O I：
10.1109/MWSCAS.2009.5235948
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Wireless sensor networks are emerging as a compelling solution for a diverse range of data gathering applications. The constituent sensor nodes in these networks typically run on unreplenishable battery supplies, thereby placing energy at a premium. Ultra-low power content addressable memory is required to implement the routing caches for many network protocols used in wireless sensor networks. This paper investigates several circuit techniques for reducing leakage currents in content addressable memories on a 90nm process. Simulations show that leakage currents in a 4kbit memory array can by reduced by a factor of 168x relative to a conventional, unoptimized design.
引用
收藏
页码：1191 / 1194
页数：4
相关论文
共 50 条
  • [1] Ultra-low power 90nm 6T SRAM cell for wireless sensor network applications
    Ho, D.
    Iniewski, K.
    Kasnavi, S.
    Ivanov, A.
    Natarajan, S.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4131 - +
  • [2] Design and Verification of nMOSFET for Low Leakage at 90nm Process Technology
    Trivedi, Parul
    Chatterjee, Arun Kumar
    Gupta, Hansa Rani
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 732 - 735
  • [3] Design of an Advanced Microcontroller Bus Architecture for Wireless Sensor Network in 90nm Process Technology
    Arellano, Derell S.
    Malaguit, Geraldine A.
    Sosing, Michelle T.
    Torres, Janus Giovann L.
    Tabing, Jay Nickson T.
    Santos, Adonis S.
    Malabanan, Francis A.
    Gevana, Sherryl M.
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2352 - 2356
  • [4] Design of an ultra-low power receiver for 2.4GHz applications in 90nm CMOs
    Tabesh, Maryam
    Aflatooni, Koorosh
    SIXTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2006, : 241 - +
  • [5] AN ULTRA LOW POWER FAULT TOLERANT SRAM DESIGN IN 90NM CMOS
    Wang, Kuande
    Chen, Li
    Yang, Jinsheng
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 387 - 390
  • [6] A 1.2V low leakage low cost 90nm CMOS wireless technology with a 60nm transistor gate length
    Yang, S
    Pollack, G
    Wang, X
    Potla, S
    Baldwin, G
    Chen, F
    Mehrad, F
    Tran, T
    Sadra, K
    Chidambaram, PR
    Chakravarthi, S
    Bowen, C
    Wells, G
    Olsen, L
    Wu, J
    Houston, T
    Machala, C
    Johnson, S
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 101 - 104
  • [7] Low Power Dynamic Comparator design in 90nm technology
    Aneesh, K.
    Divya, P. S.
    Manoj, G.
    Vijila, M.
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08): : 161 - 164
  • [8] Design of a Low Power PLL in 90nm CMOS Technology
    Patil, Prashant Thane
    Ingale, Vaishali
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [9] Low-power Ternary Content Addressable Memory (TCAM) Array for Network Applications
    Patwary, Ataur R.
    Geuskens, Bibiche M.
    Lu, Shih-Lien L.
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 322 - 325
  • [10] Design and Test of a Low-Power 90nm Xor/Xnor Gate for Cryptographic Applications
    Tena-Sanchez, Erica
    Castro, Javier
    Acosta, Antonio J.
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
12345