Design of an Advanced Microcontroller Bus Architecture for Wireless Sensor Network in 90nm Process Technology

被引：0

作者：

Arellano, Derell S. ^{[1
]}

Malaguit, Geraldine A. ^{[1
]}

Sosing, Michelle T. ^{[1
]}

Torres, Janus Giovann L. ^{[1
]}

Tabing, Jay Nickson T. ^{[1
]}

Santos, Adonis S. ^{[1
]}

Malabanan, Francis A. ^{[1
]}

Gevana, Sherryl M. ^{[1
]}

机构：

[1] First Asia Inst Technol & Humanities, Coll Engn, Tanauan City, Batangas, Philippines

来源：

PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE | 2018年

关键词：

AMBA; Wireless Sensor Network; ASIC; ARM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The research presents about the Design of an Advanced Microcontroller Bus Architecture (AMBA) for 32-bit ARM-based Microprocessor for Wireless Sensor Network. The researchers developed an architecture that is capable of transferring data from one block to another. The researchers' design of AMBA reduces the power consumption of Wireless Sensor Network. ASIC implementation is done by following the semicustom ASIC design flow, from RTL specification written in VERILOG HDL, to functional verification, and synthesis. The AMBA design is developed in a 90nm process technology using Synopsys tools.

引用

页码：2352 / 2356

页数：5

共 50 条

[31] A Design of Power management for Passive UHF RFID Tag in 90nm CMOS process
Hassouni, Smail
Qjidaa, Hassan
2015 INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV), 2015,
[32] A Low-Power Supply-Insensitive Temperature Sensor in 90nm CMOS Process
Chen, Chin-Wen
Geiger, Randall L.
Huang, Shu-Chuan
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 979 - 982
[33] A Novel Method for Deep Trench Profile Characterization and Process Monitoring in 90nm DRAM Technology
Huang, Kuo-Hui
Gu, Wen-Lon
Liu, Ming-De
Wang, Yu-Sen
Russell, Jeremy D.
ISTFA 2006, 2006, : 339 - 342
[34] . Mixed style of Low Power Multiplexer Design for Arithmetic Architectures using 90nm Technology
Vijayakumar, S.
Karthikeyan, B.
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 83 - +
[35] Design and Performance Analysis of Low Frequency CMOS Ring Oscillator Using 90nm Technology
Ramakrishna, Balaji S.
Yalpi, Shivananda
Kumar, Nithin L.
Ravindra, H. B.
Ram, Chaina
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1796 - 1801
[36] A design based yield and redundancy model for high density dualport SRAM on 90nm technology
Peng, T
Landry, G
Iandolo, W
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 729 - 731
[37] Specifications and methodologies for benchmarking of advanced CD-SEMs at the 90nm CMOS technology node and beyond
Bunday, BD
Bishop, M
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 1038 - 1052
[38] An Energy-Efficient 32-bit RISC Processor for Sensor Platform in 90nm Technology
Sil, Abhijit
Balusu, Krishna Prasad
Yalamanchili, Venkat
Challa, Rajesh Reddy
Gogineni, Neeharikha
Bayoumi, Magdy
2012 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2012,
[39] Self-aligned μTrench Phase-Change Memory cell architecture for 90nm technology and beyond
Pirovano, A.
Pellizzer, F.
Tortorelli, I.
Harrigan, R.
Magistretti, M.
Petruzza, P.
Varesi, E.
Erbetta, D.
Marangon, T.
Bedeschi, F.
Fackenthal, R.
Atwood, G.
Bez, R.
ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 222 - +
[40] Copper/low-k process characterization for 90nm technology using SEM and TEM imaging
Zimmermann, G
Chang, WT
Shih, TI
Fan, D
IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 171 - 175

← 1 2 3 4 5 →