Design of an Advanced Microcontroller Bus Architecture for Wireless Sensor Network in 90nm Process Technology

被引：0

作者：

Arellano, Derell S. ^{[1
]}

Malaguit, Geraldine A. ^{[1
]}

Sosing, Michelle T. ^{[1
]}

Torres, Janus Giovann L. ^{[1
]}

Tabing, Jay Nickson T. ^{[1
]}

Santos, Adonis S. ^{[1
]}

Malabanan, Francis A. ^{[1
]}

Gevana, Sherryl M. ^{[1
]}

机构：

[1] First Asia Inst Technol & Humanities, Coll Engn, Tanauan City, Batangas, Philippines

来源：

PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE | 2018年

关键词：

AMBA; Wireless Sensor Network; ASIC; ARM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The research presents about the Design of an Advanced Microcontroller Bus Architecture (AMBA) for 32-bit ARM-based Microprocessor for Wireless Sensor Network. The researchers developed an architecture that is capable of transferring data from one block to another. The researchers' design of AMBA reduces the power consumption of Wireless Sensor Network. ASIC implementation is done by following the semicustom ASIC design flow, from RTL specification written in VERILOG HDL, to functional verification, and synthesis. The AMBA design is developed in a 90nm process technology using Synopsys tools.

引用

页码：2352 / 2356

页数：5

共 50 条

[21] A 90nm CMOS technology with modular quadruple gate oxides for advanced SoC applications
Mirabedini, MR
Gopinath, VP
Kamath, A
Lee, MY
Hsia, WJ
Hornback, V
Le, Y
Badowski, A
Baylis, B
Li, E
Prasad, S
Kobozeva, O
Haywood, J
Catabay, W
Yeh, WC
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 112 - 115
[22] Power network analysis for ESD robustness in a 90nm ASIC design system
Brennan, CJ
Kozhaya, JN
Proctor, RA
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 247 - 250
[23] A 90nm CMOS variable-gain amplifier and RSSI design for wide-band wireless network application
Teo, T. Hui
Arasu, M. Annamalai
Yeoh, Wooi Gan
Itoh, Masaaki
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 86 - +
[24] Tunable active inductor based VCO and BPF in a single integrated design for wireless applications in 90nm CMOS process
Faruqe, Omar
Lim, Aniqa Ibnat
Amin, Md Tawfiq
ENGINEERING REPORTS, 2020, 2 (08)
[25] Design of Rail-to-Rail Operational Amplifier with Offset Cancelation in 90nm technology
Arbet, Daniel
Nagy, Gabriel
Gyepes, Gabor
Stopjakova, Viera
2012 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2012, : 17 - 20
[26] Low Power FPAA Design Based on OTA Using 90nm CMOS technology
Mahmoud, Soliman
Ali, Kareem
Rabea, Mahmoud
Amgad, Abdallah
Adel, Ahmed
Nasser, Ahmed
Mohamed, Hussien
Ismail, Yehea
2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,
[27] Design and Implementation of two stage CMOS Operational amplifier using 90nm technology
Kavyashree, C. L.
Hemambika, M.
Dharani, K.
Naik, Ananth V.
Sunil, M. P.
PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 48 - 51
[28] Design and Development of an ASIC Standard Cell Library Using 90nm Technology Node
Lavanya, Naga
Mullangi, Pradeep
2018 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2018,
[29] Advanced i-PVD barrier metal deposition technology for 90nm Cu interconnects
Park, KC
Kim, IR
Suh, BS
Choi, SM
Song, WS
Wee, YJ
Lee, SG
Chung, JS
Chung, JH
Hah, SR
Ahn, JH
Lee, KJ
Kang, HK
Suh, KP
PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 165 - 167
[30] A Fast 64-bit Hybrid Adder Design in 90nm CMOS Process
Chang, Shao-Kai
Wey, Chin-Long
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 414 - 417

← 1 2 3 4 5 →