A design based yield and redundancy model for high density dualport SRAM on 90nm technology

被引：0
|
作者：
Peng, T [1 ]
Landry, G [1 ]
Iandolo, W [1 ]
机构：
[1] Cypress Semicond New England Design Ctr, Nashua, NH 03063 USA
来源：
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A design based yield and redundancy model for high density dual port SRAM on 90nm technology was presented in this paper. The memory, array bitmap and reparability were analyzed from both layout and circuit architecture perspective. The fault signature was categorized by repairing method. The proposed modeling approach allowed direct correlation between circuit architecture and redundancy design thus improved the repair efficiency. The model proved to be valuable for DFY (design for yield) and guided process improvement for yield.
引用
收藏
页码：729 / 731
页数：3
相关论文
共 50 条
  • [1] Redundancy, repair, and test features of a 90nm embedded SRAM generator
    Aitken, R
    Dogra, N
    Gandhi, D
    Becker, S
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 467 - 474
  • [2] Localization and physical analysis of a complex SRAM failure in 90nm technology
    Qian, Zhongling
    Siegelin, Frank
    Tippelt, Birgit
    Mueller, Stefan
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1558 - 1562
  • [3] Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node
    Agostinelli, M
    Hicks, J
    Xu, J
    Woolery, B
    Mistry, K
    Zhang, K
    Jacobs, S
    Jopling, J
    Yang, W
    Lee, B
    Raz, T
    Mehalel, M
    Kolar, P
    Wang, Y
    Sandford, J
    Pivin, D
    Peterson, C
    DiBattista, M
    Pae, S
    Jones, M
    Johnson, S
    Subramanian, G
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 671 - 674
  • [4] Proton-Induced Single Event Upsets in 90nm Technology High Performance SRAM Memories
    Puchner, H.
    Tausch, J.
    Koga, R.
    2011 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2011, : 161 - 163
  • [5] AN ULTRA LOW POWER FAULT TOLERANT SRAM DESIGN IN 90NM CMOS
    Wang, Kuande
    Chen, Li
    Yang, Jinsheng
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 387 - 390
  • [6] The Stability Performance Analysis of SRAM Cell Topologies in 90nm and 130nm CMOS technology
    Gaadhe, Ajjay
    Shirode, Ujwal
    Kanphade, Rajendra
    2021 INTERNATIONAL CONFERENCE ON EMERGING SMART COMPUTING AND INFORMATICS (ESCI), 2021, : 733 - 736
  • [7] Low Power Dynamic Comparator design in 90nm technology
    Aneesh, K.
    Divya, P. S.
    Manoj, G.
    Vijila, M.
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08): : 161 - 164
  • [8] Design of a Low Power PLL in 90nm CMOS Technology
    Patil, Prashant Thane
    Ingale, Vaishali
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [9] A novel 0.79mm2 SRAM cell by KrF lithography and high performance 90nm CMOS technology for ultra high speed SRAM
    Jung, SM
    Kwon, H
    Jeong, J
    Cho, W
    Kim, S
    Lim, H
    Koh, K
    Rah, Y
    Park, J
    Kang, H
    Lyu, G
    Park, J
    Chang, C
    Jang, Y
    Park, D
    Kim, K
    Lee, MY
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 419 - 422
  • [10] Characterization and model enablement of high-frequency noise in 90nm CMOS technology
    Jin, Zhenrong
    Li, Hongmei
    Sweeney, Susan
    Allamraju, Radhika
    Greenberg, David
    Jagannanthan, Basanth
    Parker, Scott
    Tian, Xiaowei
    NOISE AND FLUCTUATIONS IN CIRCUITS, DEVICES, AND MATERIALS, 2007, 6600
12345