A design based yield and redundancy model for high density dualport SRAM on 90nm technology

被引：0
|
作者：
Peng, T [1 ]
Landry, G [1 ]
Iandolo, W [1 ]
机构：
[1] Cypress Semicond New England Design Ctr, Nashua, NH 03063 USA
来源：
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A design based yield and redundancy model for high density dual port SRAM on 90nm technology was presented in this paper. The memory, array bitmap and reparability were analyzed from both layout and circuit architecture perspective. The fault signature was categorized by repairing method. The proposed modeling approach allowed direct correlation between circuit architecture and redundancy design thus improved the repair efficiency. The model proved to be valuable for DFY (design for yield) and guided process improvement for yield.
引用
收藏
页码：729 / 731
页数：3
相关论文
共 50 条
  • [21] Characterization of 6T CMOS SRAM in 90nm Technology for Various Leakage Reduction Techniques
    Chauhan, Ankita
    Chauhan, D. S.
    Sharan, Neha
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [22] Yield enhancement methodologies for 90nm technology and beyond - art. no. 615208
    Allgair, John
    Carey, Todd
    Dougan, James
    Etnyre, Tony
    Langdon, Nate
    Murray, Brooke
    Metrology, Inspection, and Process Control for Microlithography XX, Pts 1 and 2, 2006, 6152 : 15208 - 15208
  • [23] Design and Challenges of Passive UHF RFID Tag in 90nm CMOS Technology
    Hong, Yang
    Chan, Chi Fat
    Guo, Jianping
    Ng, Yuen Sum
    Shi, Weiwei
    Ho, Marco
    Leung, Lai Kan
    Leung, Ka Nang
    Choy, Chiu Sing
    Pun, Kong Pang
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 69 - 72
  • [24] Cascaded PLL design for a 90nm CMOS high performance microprocessor
    Wong, KL
    Fayneh, E
    Knoll, E
    Law, RH
    Lim, CH
    Parker, RJ
    Wang, F
    Zhao, C
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 422 - +
  • [25] New Power Gated SRAM Cell in 90nm CMOS Technology with Low Leakage Current and High Data Stability for Sleep Mode
    Meena, Naresh
    Joshi, Amit M.
    2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC), 2014, : 216 - 220
  • [26] Backend process optimization for 90nm high-density ASIC chips
    Zarkesh-Ha, P
    Wright, P
    Lakshminarayanan, S
    Cheng, CC
    Loh, W
    Lynch, W
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 123 - 125
  • [27] High volume manufacturing ramp in 90nm dual stress liner technology
    Gehres, R.
    Malik, R.
    Amos, R.
    Brown, J.
    Butt, S.
    Chan, A.
    Collins, C.
    Colwill, B.
    Davies, B.
    Gabor, A.
    Le, N.
    Lindo, P.
    Mello, K.
    Meyette, E.
    Nastasi, V.
    Patrick, J.
    Piper, A.
    Prakash, D. P.
    Rust, T.
    Santiago, A.
    Su, T.
    Van Roijen, R.
    Rutten, M.
    Slisher, D.
    Tessier, B.
    Tetzloff, J.
    Wehella-Gamage, D.
    Wise, R.
    Yang, Q.
    Yu, C.
    Divakaruni, R.
    Goth, G.
    2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 411 - +
  • [28] Implementation of STDP for Spintronics based SNN using 90nm CMOS Technology
    Kuruvithadam, Rose Mary
    Nalesh, S.
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [29] A New Sub-300mV 8T SRAM Cell Design in 90nm CMOS
    Pasandi, Ghasem
    Fakhraie, Sied Mehdi
    2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 39 - 44
  • [30] Design of Rail-to-Rail Operational Amplifier with Offset Cancelation in 90nm technology
    Arbet, Daniel
    Nagy, Gabriel
    Gyepes, Gabor
    Stopjakova, Viera
    2012 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2012, : 17 - 20
12345