Copper/low-k process characterization for 90nm technology using SEM and TEM imaging

被引:4
|
作者
Zimmermann, G [1 ]
Chang, WT [1 ]
Shih, TI [1 ]
Fan, D [1 ]
机构
[1] Infineon Technol Taiwan Ltd, Hsinchu 300, Taiwan
关键词
D O I
10.1109/IPFA.2005.1469155
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Artificial vertical and lateral shrinkage of different carbon-doped oxide (CDO) low-k materials is observed for electron beam exposure. The effect depends on SEM and TEM imaging conditions and sample preparation procedures. Typical artifacts include layer thinning and de-lamination of the CDO material from surrounding materials. TEM imaging is less critical compared to SEM. This is partly due to the favorable conditions during TEM sample preparation employing ion milling steps, which avoid the mechanical stress of conventional SEM sample cross-sectioning. Samples also absorb less energy from the electron beam during TEM scanning, which minimizes the impact of CDO shrink. Some artifacts are difficult to distinguish from real process issues, e.g. de-lamination caused by poor layer adhesion. Therefore, careful sample preparation and imaging are necessary to provide meaningful information.
引用
收藏
页码:171 / 175
页数:5
相关论文
共 50 条
  • [1] Validated 90nm CMOS technology platform with low-k copper interconnects for advanced system-on-chip (SoC)
    Devoivre, T
    Lunenborg, M
    Julien, C
    Carrere, JP
    Ferreira, P
    Toren, WJ
    VandeGoor, A
    Gayet, P
    Berger, T
    Hinsinger, O
    Vannier, P
    Trouiller, Y
    Rody, Y
    Goirand, PJ
    Palla, R
    Thomas, I
    Guyader, F
    Roy, D
    Borot, B
    Planes, N
    Naudet, S
    Pico, F
    Duca, D
    Lalanne, F
    Heslinga, D
    Haond, M
    PROCEEDING OF THE 2002 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2002, : 157 - 162
  • [2] Integration of MIM capacitors with Low-k/Cu process for 90nm analog circuit applications
    Ahn, JH
    Lee, KT
    Jung, MK
    Lee, YJ
    Oh, BJ
    Liu, SH
    Kim, YH
    Kim, YW
    Suh, KP
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 183 - 185
  • [3] A 90nm dual damascene hybrid (organic/inorganic) low-k - Copper BEOL integration scheme
    Dalton, TJ
    Cowley, A
    Clevenger, L
    LaTulipe, D
    Li, WK
    Kumar, K
    Simon, A
    Kaldor, S
    Yang, CC
    Lin, YH
    Hoinkis, M
    Schact, T
    Naujok, M
    Economikos, L
    Rovedo, N
    Olbrecht, A
    Wang, H
    Swift, A
    Li, B
    Chanda, K
    Lee, T
    Burrel, L
    Matusiewicz, G
    Fayaz, F
    Yang, S
    Yanagisawa, T
    Lu, N
    Angyal, M
    Dunn, D
    Ng, H
    Wann, C
    Crowder, S
    Chen, TC
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 85 - 89
  • [4] A manufacturable Copper/low-k SiOC/SiCN process technology for 90nm-node high performance eDRAM
    Higashi, K
    Nakamura, N
    Miyajima, H
    Satoh, S
    Kojima, A
    Abe, J
    Nagahata, K
    Tatsumi, T
    Tabuchi, K
    Hasegawa, T
    Kawashima, H
    Arakawa, S
    Matsunaga, N
    Shibata, H
    PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 15 - 17
  • [5] Design and Verification of nMOSFET for Low Leakage at 90nm Process Technology
    Trivedi, Parul
    Chatterjee, Arun Kumar
    Gupta, Hansa Rani
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 732 - 735
  • [6] Reliability improvement of 90nm large flip chip low-k die via dicing and assembly process optimization
    Chaware, Raghunandan
    Hoang, Lan
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 622 - 626
  • [7] Integration of Cu-CMP process with combination of abrasive-free copper polishing and low selective barrier polishing for 90nm Cu/low-k interconnect
    Wang, XB
    Tan, JB
    Siew, YK
    Zhang, BC
    Liu, WP
    Zhang, F
    Leong, LS
    Joy, R
    Hsia, LC
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 571 - 576
  • [8] Reliability evaluation of BOAC and normal pad stacked-chip packaging using 90nm low-K wafers
    Chen, K. M.
    Tang, K. H.
    Liu, J. S.
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 150 - +
  • [9] New approach of 90nm low-k interconnect evaluation using a voltage ramp dielectric breakdown (VRDB) test
    Aubell, O
    Kiene, M
    Yao, W
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 483 - 489
  • [10] 90nm technology SRAM soft fail analysis using nanoprobing and junction stain TEM
    Zimmermann, Gunnar
    Mueller, Stefan
    ISTFA 2006, 2006, : 512 - +