Copper/low-k process characterization for 90nm technology using SEM and TEM imaging

被引:4
|
作者
Zimmermann, G [1 ]
Chang, WT [1 ]
Shih, TI [1 ]
Fan, D [1 ]
机构
[1] Infineon Technol Taiwan Ltd, Hsinchu 300, Taiwan
来源
IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2005年
关键词
D O I
10.1109/IPFA.2005.1469155
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Artificial vertical and lateral shrinkage of different carbon-doped oxide (CDO) low-k materials is observed for electron beam exposure. The effect depends on SEM and TEM imaging conditions and sample preparation procedures. Typical artifacts include layer thinning and de-lamination of the CDO material from surrounding materials. TEM imaging is less critical compared to SEM. This is partly due to the favorable conditions during TEM sample preparation employing ion milling steps, which avoid the mechanical stress of conventional SEM sample cross-sectioning. Samples also absorb less energy from the electron beam during TEM scanning, which minimizes the impact of CDO shrink. Some artifacts are difficult to distinguish from real process issues, e.g. de-lamination caused by poor layer adhesion. Therefore, careful sample preparation and imaging are necessary to provide meaningful information.
引用
收藏
页码:171 / 175
页数:5
相关论文
共 50 条
  • [21] Low Power FPAA Design Based on OTA Using 90nm CMOS technology
    Mahmoud, Soliman
    Ali, Kareem
    Rabea, Mahmoud
    Amgad, Abdallah
    Adel, Ahmed
    Nasser, Ahmed
    Mohamed, Hussien
    Ismail, Yehea
    2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,
  • [22] A triple gate oxide logic process for 90nm manufacturing technology
    Chen, C
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 719 - 722
  • [23] Challenge of low-k materials for 130, 90, 65 nm node interconnect technology and beyond
    Miyajima, H
    Watanabe, K
    Fujita, K
    Ito, S
    Tabuchi, K
    Shimayama, T
    Akiyama, K
    Hachiya, T
    Higashi, K
    Nakamura, N
    Kajita, A
    Matsunaga, N
    Enomoto, Y
    Kanamura, R
    Inohara, M
    Honda, K
    Kamijo, H
    Nakata, R
    Yano, H
    Hayasaka, N
    Hasegawa, T
    Kadomura, S
    Shibata, H
    Yoda, T
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 329 - 332
  • [24] High performance 90/65nm BEOL technology with CVD porous low-k dielectrics (k∼2.5) and low-k etching stop (k∼3.0)
    Wu, ZC
    Chou, TJ
    Lin, SH
    Huang, YL
    Lin, CH
    Li, LP
    Chen, BT
    Lu, YC
    Chiang, CC
    Chen, MC
    Chang, W
    Jang, SM
    Liang, MS
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 849 - 852
  • [25] Advanced HiCTE ceramic flip-chipping of 90nm Cu/Low-K device: A novel material, package structure, and process optimization study
    Chungpaiboonpatana, S
    Shi, FG
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1491 - 1496
  • [26] A 90nm generation copper dual damascene technology with ALD TaN barrier
    Peng, CH
    Hsieh, CH
    Huang, CL
    Lin, JC
    Tsai, MH
    Lin, MW
    Chang, CL
    Shue, WS
    Liang, MS
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 603 - 606
  • [27] Sub-90nm Pitch Cu Low-k Interconnect Etch Solution Using RF Pulsing Technology
    Liao, J. H.
    Lai, Yu Tsung
    Wan, Stan
    Kuo, Brandon
    Gopaladasu, Prabhakara
    Wei, David
    Yao, Sean
    Lin, Wesley
    Wang, Ivan
    Lin, Paul
    Finch, Barrett
    Deshmukh, Shashank
    2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 131 - 133
  • [28] On-chip Capacitor Low Dropout Voltage Regulator Implemented in 90nm CMOS Technology Process
    Arancon, Isaac Samuel V.
    Hora, Jefferson A.
    IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 221 - 224
  • [29] Robust Low-k film (k=2.1-2.5) for 90/65 nm BEOL technology using BiLayer film schemes
    Chang, HL
    Lu, YC
    Li, LP
    Chen, BT
    Lin, KC
    Jeng, SM
    Jang, SM
    Liang, MS
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 181 - 183
  • [30] 3-dimentional TEM stereo observation technology for characterization of pores in low-k film
    Ogawa, S
    Shimanuki, J
    Shimada, M
    Nasuno, T
    Inoue, Y
    Mori, H
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 100 - 102