共 50 条
- [21] Low Power FPAA Design Based on OTA Using 90nm CMOS technology 2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,
- [22] A triple gate oxide logic process for 90nm manufacturing technology 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 719 - 722
- [23] Challenge of low-k materials for 130, 90, 65 nm node interconnect technology and beyond IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 329 - 332
- [24] High performance 90/65nm BEOL technology with CVD porous low-k dielectrics (k∼2.5) and low-k etching stop (k∼3.0) 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 849 - 852
- [25] Advanced HiCTE ceramic flip-chipping of 90nm Cu/Low-K device: A novel material, package structure, and process optimization study 55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1491 - 1496
- [26] A 90nm generation copper dual damascene technology with ALD TaN barrier INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 603 - 606
- [27] Sub-90nm Pitch Cu Low-k Interconnect Etch Solution Using RF Pulsing Technology 2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 131 - 133
- [28] On-chip Capacitor Low Dropout Voltage Regulator Implemented in 90nm CMOS Technology Process IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 221 - 224
- [29] Robust Low-k film (k=2.1-2.5) for 90/65 nm BEOL technology using BiLayer film schemes PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 181 - 183
- [30] 3-dimentional TEM stereo observation technology for characterization of pores in low-k film PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 100 - 102