ESD protection for sub-45 nm MugFET technology

被引：0
|
作者：
Natarajan, M. I. [1 ]
Thijs, S. [2 ]
Trmouilles, D. [3 ]
Linten, D. [4 ]
Collaert, N. [4 ]
Jurczak, M. [4 ]
Groeseneken, G. [2 ]
机构：
[1] SILTERRA MALAYSIA SDN BHD, Kulim Hi Tech Pk, Kulim 09000, Malaysia
[2] Katholieke Univ Leuven, Dept Elect Engn, Leuven, Belgium
[3] CNRS, ISGE, LAAS, F-31077 Toulouse, France
[4] IMEC VZW, B-3001 Louvain, Belgium
来源：
IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：159 / +
页数：2
相关论文
共 50 条
  • [41] Technology scaling effects on the ESD design parameters in sub-100nm CMOS transistors
    Boselli, G
    Rodriguez, J
    Duvvury, C
    Reddy, V
    Chidambaram, PR
    Hornung, B
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 507 - 510
  • [42] Electrostatic Discharge (ESD) and Technology Scaling: The Future of ESD Protection in Advanced Technology
    Voldman, Steven H.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 325 - 328
  • [43] ESD Protection Diodes in Sub-5nm Gate-All-Around Nanosheet Technologies
    Chen, Shih-Hung
    Veloso, Anabela
    Mertens, Hans
    Hellings, Geert
    Simicic, Marko
    Chen, Wen-Chieh
    Wu, Wei-Min
    Serbulova, Kateryna
    Linten, Dimitri
    Horiguchi, Naoto
    2020 42ND ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2020,
  • [44] An ESD protection circuit for TFSOI technology
    Smith, JC
    Lien, M
    Veeraraghavan, S
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 170 - 171
  • [45] All-HKMG-bounded SCR for advanced ESD protection in 14 nm FinFET technology
    Du, Feibo
    Xie, Tiantian
    Wang, Jun
    Chang, Kuan-Chang
    Lin, Xinnan
    Hou, Fei
    Chen, Ruibo
    Han, Aoran
    Liu, Zhiwei
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (08)
  • [46] Monolithic ESD Protection for Distributed High Speed Applications in 28-nm CMOS Technology
    Salcedo, Javier A.
    Parthasarathy, Srivatsan
    Hajjar, Jean-Jacques
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [47] ESD Device Design Strategy for High Speed I/O in 45nm SOI Technology
    Cao, Shuqing
    Salman, Akram A.
    Beebe, Stephen G.
    Pelella, Mario M.
    Chun, Jung-Hoon
    Dutton, Robert W.
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 235 - +
  • [48] Design of a distributed amplifier with on-chip ESD protection circuit in 130 nm SOICMOS technology
    Moussa, M. Si
    El Kaamouchi, M.
    Wybo, G.
    Wybo, G.
    Bens, A.
    Raskin, J. -P.
    Vanhoenaeker-Janvier, D.
    2007 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2007, : 111 - +
  • [49] In-depth electrical characterization of sub-45 nm fully depleted strained SOI MOSFETs with TiN/HfO2 gate stack
    Feruglio, S.
    Andrieu, F.
    Faynot, O.
    Ghibaudo, G.
    SOLID-STATE ELECTRONICS, 2008, 52 (04) : 489 - 497
  • [50] An advanced integrated process and ESD protection structure to optimize the GOI, HCE and ESD performance for sub-quarter micron technology
    Shih, JR
    Lee, JH
    Hwang, HL
    ADVANCED MICROELECTRONIC PROCESSING TECHNIQUES, 2000, 4227 : 56 - 65
12345