Crosstalk- and performance-driven multilevel full-chip routing

被引:33
|
作者
Ho, TY [1 ]
Chang, YW
Chen, SJ
Lee, DT
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[3] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[4] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan
[5] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan
关键词
detailed routing; global routing; layout; noise optimization; physical design; routing; timing optimization;
D O I
10.1109/TCAD.2005.847902
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a novel framework for fast multilevel routing considering crosstalk and performance optimization. To handle the crosstalk minimization problem, we incorporate an intermediate stage of layer/track assignment into the multilevel routing framework. For performance-driven routing, we propose a novel minimum-radius minimum-cost spanning tree heuristic for global routing. Compared with the state-of-the-art multilevel routing with the routability mode, the experimental results show that our router achieved a 6.7X runtime speedup, reduced the respective maximum and average crosstalk (coupling length) by about 30% and 24%, reduced the respective maximum and average delay by about 15% and 5%. Compared with the timing-driven mode, the experimental results show that our router still achieved a 5.9X runtime speedup, reduced the respective maximum and average crosstalk by about 35% and 23%, reduced the respective maximum and average delay by about 7% and 10% in comparable routability, and resulted in fewer failed nets.
引用
收藏
页码:869 / 878
页数:10
相关论文
共 50 条
  • [41] Novel full-chip gridless routing considering double-via insertion
    Chen, Huang-Yu
    Chiang, Mei-Fang
    Chang, Yao-Wen
    Chen, Lumdo
    Han, Brian
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 755 - +
  • [42] Performance and RLC crosstalk driven global routing
    Zhang, L
    Jing, T
    Hong, XL
    Xu, JY
    Xiong, JJ
    He, L
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 65 - 68
  • [43] A NEW PERFORMANCE-DRIVEN GLOBAL ROUTING ALGORITHM FOR GATE ARRAY
    XUE, TX
    FUJII, T
    KUH, ES
    VLSI 93, 1994, 42 : 321 - 330
  • [44] Table-lookup methods for improved performance-driven routing
    Lillis, J
    Buch, P
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 368 - 373
  • [45] A PERFORMANCE-DRIVEN GLOBAL ROUTER FOR CUSTOM VLSI CHIP DESIGN
    PRASITJUTRAKUL, S
    KUBITZ, WJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (08) : 1044 - 1051
  • [46] Performance-driven Routing Tree Construction with Buffer Insertion and Wire Sizing
    祁昶
    王高峰
    Journal of Shanghai Jiaotong University, 2008, (01) : 46 - 51
  • [47] Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems
    Chen, Ming-Hung
    Chang, Yao-Wen
    Wang, Jun-Jie
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1129 - 1134
  • [48] Key technologies and related research work of performance-driven global routing
    Jing, Tong
    Hong, Xian-Long
    Cai, Yi-Ci
    Bao, Hai-Yun
    Xu, Jing-Yu
    Ruan Jian Xue Bao/Journal of Software, 2001, 12 (05): : 677 - 688
  • [49] Performance-driven routing tree construction with buffer insertion and wire sizing
    Qi C.
    Wang G.-F.
    Journal of Shanghai Jiaotong University (Science), 2008, 13 (1) : 46 - 51
  • [50] Performance-driven crosstalk elimination at postcompiler level - The case of low-crosstalk OP-code assignment
    Kuo, Wu-an
    Chiang, Yi-Ling
    Hwang, TingTing
    Wu, Allen C. -H.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (03) : 564 - 573